OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [powerpc/] [980827-1.c] - Blame information for rev 801

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 691 jeremybenn
/* { dg-do run { target { { *-*-linux* && ilp32 } && powerpc_fprs } } } */
2
/* { dg-options -O2 } */
3
 
4
extern void exit (int);
5
extern void abort (void);
6
 
7
double dval = 0;
8
 
9
void splat (double d);
10
 
11
int main(void)
12
{
13
  splat(0);
14
  if (dval == 0)
15
    abort();
16
  exit (0);
17
}
18
 
19
void splat (double d)
20
{
21
  union {
22
    double f;
23
    unsigned int l[2];
24
  } u;
25
 
26
  u.f = d + d;
27
  u.l[1] |= 1;
28
  asm volatile ("stfd %0,dval@sdarel(13)" : : "f" (u.f));
29
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.