URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [powerpc/] [altivec-17.c] - Blame information for rev 696

Go to most recent revision | Details | Compare with Previous | View Log


/* Verify a statement in the GCC Manual that GCC allows the use of a
   typedef name as a vector type specifier.  */
 
/* { dg-do compile { target powerpc*-*-* } } */
/* { dg-require-effective-target powerpc_altivec_ok } */
/* { dg-options "-maltivec -mabi=altivec" } */
 
typedef unsigned int ui;
typedef signed char sc;
__vector ui vui;
__vector sc vsc;

Line No.	Rev	Author	Line
1	691	jeremybenn	`/* Verify a statement in the GCC Manual that GCC allows the use of a`
2			`typedef name as a vector type specifier. */`
3
4			`/* { dg-do compile { target powerpc--* } } */`
5			`/* { dg-require-effective-target powerpc_altivec_ok } */`
6			`/* { dg-options "-maltivec -mabi=altivec" } */`
7
8			`typedef unsigned int ui;`
9			`typedef signed char sc;`
10			`__vector ui vui;`
11			`__vector sc vsc;`

Browse

Tools

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [powerpc/] [altivec-17.c] - Blame information for rev 696