OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [powerpc/] [altivec-30.c] - Blame information for rev 801

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 691 jeremybenn
/* { dg-do compile { target powerpc*-*-* } } */
2
/* { dg-require-effective-target powerpc_altivec_ok } */
3
/* { dg-options "-maltivec" } */
4
 
5
#include <stdbool.h>
6
#include <altivec.h>
7
 
8
#define f0(type) void x0##type (vector bool type x) { }
9
f0 (int)
10
 
11
#define f1(v, type) void x1##type (v bool type x) { }
12
f1 (vector, int)
13
 
14
#define f2(b, type) void x2##type (vector b type x) { }
15
f2 (bool, int)
16
 
17
#define f3(v, b, type) void x3##type (v b type x) { }
18
f3 (vector, bool, int)
19
 
20
#define f4(v, b, type) void x4##type (v type b x) { }
21
f4 (vector, bool, int)
22
 
23
#define B bool
24
#define I int
25
#define BI bool int
26
#define VBI vector bool int
27
 
28
vector bool int a;
29
vector B int b;
30
vector B I c;
31
vector BI d;
32
VBI e;

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.