OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [powerpc/] [altivec-33.c] - Blame information for rev 715

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 691 jeremybenn
/* { dg-do compile } */
2
/* { dg-require-effective-target powerpc_altivec_ok } */
3
/* { dg-options "-O2 -maltivec -mno-vsx" } */
4
 
5
/* We should only produce one vspltw as we already splatted the value.  */
6
/* { dg-final { scan-assembler-times "vspltw" 1 } } */
7
 
8
#include <altivec.h>
9
 
10
vector float f(vector float a)
11
{
12
  vector float b = vec_splat (a, 2);
13
  return vec_splat (b, 0);
14
}
15
 
16
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.