URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [powerpc/] [altivec-5.c] - Blame information for rev 801

Go to most recent revision | Details | Compare with Previous | View Log


/* { dg-do compile { target powerpc*-*-* } } */
/* { dg-require-effective-target powerpc_altivec_ok } */
/* { dg-options "-maltivec -O2" } */
 
#define vector __attribute__((vector_size(16)))
 
void foo (const unsigned long x,
          vector signed int a, vector signed int b)
{
  unsigned char d[64];
 
  __builtin_altivec_stvewx (b, 0, d);
}

Line No.	Rev	Author	Line
1	691	jeremybenn	`/* { dg-do compile { target powerpc--* } } */`
2			`/* { dg-require-effective-target powerpc_altivec_ok } */`
3			`/* { dg-options "-maltivec -O2" } */`
4
5			`#define vector __attribute__((vector_size(16)))`
6
7			`void foo (const unsigned long x,`
8			`vector signed int a, vector signed int b)`
9			`{`
10			`unsigned char d[64];`
11
12			`__builtin_altivec_stvewx (b, 0, d);`
13			`}`

Browse

Tools

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [powerpc/] [altivec-5.c] - Blame information for rev 801