URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [powerpc/] [altivec-8.c] - Blame information for rev 801

Go to most recent revision | Details | Compare with Previous | View Log


/* Origin: Aldy Hernandez  <aldyh@redhat.com>  */
/* Test rs6000_legitimate_address.  PRE_INC should be invalid.  */
 
/* { dg-do compile { target powerpc*-*-* } } */
/* { dg-require-effective-target powerpc_altivec_ok } */
/* { dg-options "-maltivec" } */
 
#include <altivec.h>
 
vector signed short *hannah;
 
int
main ()
{
  *hannah++ = __builtin_altivec_vspltish (5);
  *hannah++ = __builtin_altivec_vspltish (6);
 
  return 0;
}

Line No.	Rev	Author	Line
1	691	jeremybenn	`/* Origin: Aldy Hernandez <aldyh@redhat.com> */`
2			`/* Test rs6000_legitimate_address. PRE_INC should be invalid. */`
3
4			`/* { dg-do compile { target powerpc--* } } */`
5			`/* { dg-require-effective-target powerpc_altivec_ok } */`
6			`/* { dg-options "-maltivec" } */`
7
8			`#include <altivec.h>`
9
10			`vector signed short *hannah;`
11
12			`int`
13			`main ()`
14			`{`
15			`*hannah++ = __builtin_altivec_vspltish (5);`
16			`*hannah++ = __builtin_altivec_vspltish (6);`
17
18			`return 0;`
19			`}`

Browse

Tools

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [powerpc/] [altivec-8.c] - Blame information for rev 801