OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [powerpc/] [altivec-cell-7.c] - Blame information for rev 801

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 691 jeremybenn
/* { dg-do compile  } */
2
/* { dg-require-effective-target powerpc_altivec_ok } */
3
/* { dg-options "-O2 -maltivec -mabi=altivec -mcpu=cell" } */
4
/* { dg-final { scan-assembler-times "vor" 2 } } */
5
#include <altivec.h>
6
 
7
/* Make sure that lvlx and lvrx are not combined into one insn and
8
   we still get a vor. */
9
 
10
vector unsigned char
11
lvx_float (long off, float *p)
12
{
13
    vector unsigned char l, r;
14
 
15
    l = (vector unsigned char) vec_lvlx (off, p);
16
    r = (vector unsigned char) vec_lvrx (off, p);
17
    return vec_or(l, r);
18
}
19
 
20
vector unsigned char
21
lvxl_float (long off, float *p)
22
{
23
    vector unsigned char l, r;
24
 
25
    l = (vector unsigned char) vec_lvlxl (off, p);
26
    r = (vector unsigned char) vec_lvrxl (off, p);
27
    return vec_or(l, r);
28
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.