URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [powerpc/] [altivec-perm-2.c] - Blame information for rev 801

Go to most recent revision | Details | Compare with Previous | View Log


/* { dg-do compile } */
/* { dg-require-effective-target powerpc_altivec_ok } */
/* { dg-options "-O -maltivec -mno-vsx" } */
 
typedef unsigned short V __attribute__((vector_size(16)));
 
V f2(V x)
{
  return __builtin_shuffle(x, (V){ 1,1,1,1, 1,1,1,1, });
}
 
V f4(V x)
{
  return __builtin_shuffle(x, (V){ 2,3,2,3, 2,3,2,3, });
}
 
/* { dg-final { scan-assembler-not "vperm" } } */
/* { dg-final { scan-assembler "vsplth" } } */
/* { dg-final { scan-assembler "vspltw" } } */

Line No.	Rev	Author	Line
1	691	jeremybenn	`/* { dg-do compile } */`
2			`/* { dg-require-effective-target powerpc_altivec_ok } */`
3			`/* { dg-options "-O -maltivec -mno-vsx" } */`
4
5			`typedef unsigned short V __attribute__((vector_size(16)));`
6
7			`V f2(V x)`
8			`{`
9			`return __builtin_shuffle(x, (V){ 1,1,1,1, 1,1,1,1, });`
10			`}`
11
12			`V f4(V x)`
13			`{`
14			`return __builtin_shuffle(x, (V){ 2,3,2,3, 2,3,2,3, });`
15			`}`
16
17			`/* { dg-final { scan-assembler-not "vperm" } } */`
18			`/* { dg-final { scan-assembler "vsplth" } } */`
19			`/* { dg-final { scan-assembler "vspltw" } } */`

Browse

Tools

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [powerpc/] [altivec-perm-2.c] - Blame information for rev 801