URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
Go to most recent revision |
Details |
Compare with Previous |
View Log
Line No. |
Rev |
Author |
Line |
1 |
691 |
jeremybenn |
/* { dg-do compile { target { powerpc*-*-* } } } */
|
2 |
|
|
/* { dg-skip-if "" { powerpc*-*-darwin* } { "*" } { "" } } */
|
3 |
|
|
/* { dg-require-effective-target ilp32 } */
|
4 |
|
|
/* { dg-require-effective-target powerpc_fprs } */
|
5 |
|
|
/* { dg-options "-O3 -mcpu=power5 -ffast-math" } */
|
6 |
|
|
/* { dg-final { scan-assembler-times "fctiwz" 2 } } */
|
7 |
|
|
/* { dg-final { scan-assembler-not "fctiwuz" } } */
|
8 |
|
|
/* { dg-final { scan-assembler-times "fctidz" 8 } } */
|
9 |
|
|
/* { dg-final { scan-assembler-not "fctiduz" } } */
|
10 |
|
|
/* { dg-final { scan-assembler-not "xscvdpsxds" } } */
|
11 |
|
|
/* { dg-final { scan-assembler-not "xscvdpuxds" } } */
|
12 |
|
|
|
13 |
|
|
void float_to_int (int *dest, float src) { *dest = (int) src; }
|
14 |
|
|
void double_to_int (int *dest, double src) { *dest = (int) src; }
|
15 |
|
|
|
16 |
|
|
void float_to_uint (int *dest, float src) { *dest = (unsigned int) src; }
|
17 |
|
|
void double_to_uint (int *dest, double src) { *dest = (unsigned int) src; }
|
18 |
|
|
|
19 |
|
|
void float_to_llong (long long *dest, float src) { *dest = (long long) src; }
|
20 |
|
|
void double_to_llong (long long *dest, double src) { *dest = (long long) src; }
|
21 |
|
|
|
22 |
|
|
void float_to_ullong (unsigned long long *dest, float src) { *dest = (unsigned long long) src; }
|
23 |
|
|
void double_to_ullong (unsigned long long *dest, double src) { *dest = (unsigned long long) src; }
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.