OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [powerpc/] [ppc-target-2.c] - Blame information for rev 801

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 691 jeremybenn
/* { dg-do compile { target { powerpc*-*-* } } } */
2
/* { dg-skip-if "" { powerpc*-*-darwin* } { "*" } { "" } } */
3
/* { dg-require-effective-target powerpc_vsx_ok } */
4
/* { dg-options "-O2 -ffast-math -mcpu=power5 -mabi=altivec" } */
5
/* { dg-final { scan-assembler-times "fabs" 3 } } */
6
/* { dg-final { scan-assembler-times "fnabs" 3 } } */
7
/* { dg-final { scan-assembler-times "fsel" 3 } } */
8
/* { dg-final { scan-assembler-times "fcpsgn" 3 } } */
9
/* { dg-final { scan-assembler-times "xscpsgndp" 1 } } */
10
 
11
/* fabs/fnabs/fsel */
12
double normal1 (double a, double b) { return __builtin_copysign (a, b); }
13
 
14
#pragma GCC push_options
15
#pragma GCC target ("cpu=power5")
16
/* fabs/fnabs/fsel */
17
double power5 (double a, double b) { return __builtin_copysign (a, b); }
18
#pragma GCC pop_options
19
 
20
#pragma GCC target ("cpu=power6")
21
/* fcpsgn */
22
double power6 (double a, double b) { return __builtin_copysign (a, b); }
23
#pragma GCC reset_options
24
 
25
#pragma GCC target ("cpu=power6x")
26
/* fcpsgn */
27
double power6x (double a, double b) { return __builtin_copysign (a, b); }
28
#pragma GCC reset_options
29
 
30
#pragma GCC target ("cpu=power7")
31
/* xscpsgndp */
32
double power7 (double a, double b) { return __builtin_copysign (a, b); }
33
#pragma GCC reset_options
34
 
35
#pragma GCC target ("cpu=power7,no-vsx")
36
/* fcpsgn */
37
double power7n (double a, double b) { return __builtin_copysign (a, b); }
38
#pragma GCC reset_options
39
 
40
/* fabs/fnabs/fsel */
41
double normal2 (double a, double b) { return __builtin_copysign (a, b); }

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.