OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [powerpc/] [ppc64-abi-3.c] - Blame information for rev 801

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 691 jeremybenn
/* { dg-do compile { target { powerpc*-*-linux* && lp64 } } } */
2
/* { dg-options "-Wall" } */
3
/* Testcase to check for ABI compliance of parameter passing
4
   for the PowerPC64 ABI.  */
5
 
6
typedef int __attribute__((vector_size(16))) v4si;
7
typedef int __attribute__((vector_size(8))) v2si;
8
 
9
v4si
10
f(v4si v)
11
{ /* { dg-error "altivec instructions are disabled" "PR18631" { xfail *-*-* } } */
12
    return v;
13
}
14
 
15
v2si
16
g(v2si v)
17
{
18
    return v;
19
}
20
 
21
int
22
main()
23
{
24
    v4si v = { 1, 2, 3, 4 };
25
    v2si w = { 5, 6 };
26
    v = f (v); /* { dg-error "altivec instructions are disabled" "PR18631" { xfail *-*-* } } */
27
    w = g (w);
28
    return 0;
29
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.