OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [powerpc/] [pr26350.c] - Blame information for rev 801

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 691 jeremybenn
/* { dg-do compile { target { powerpc*-*-darwin* powerpc*-*-aix* rs6000-*-* powerpc*-*-linux* } } } */
2
/* { dg-options "-O2 -mlong-double-128 -fpic" } */
3
 
4
typedef int int32_t __attribute__ ((__mode__ (__SI__)));
5
typedef unsigned char uint8_t;
6
typedef unsigned int uint32_t;
7
typedef struct REGS REGS;
8
typedef union { uint32_t F; } FW;
9
typedef union { struct { FW L; } F; } DW;
10
typedef struct _PSW {
11
  DW ia;
12
} PSW;
13
struct REGS {
14
  PSW psw;
15
  DW cr[16];
16
};
17
struct ebfp {
18
  long double v;
19
};
20
 
21
void s390_convert_fix32_to_bfp_ext_reg (REGS *regs)
22
{
23
  struct ebfp op1;
24
  int32_t op2;
25
  ((regs))->psw.ia.F.L.F += (4);
26
  if(!((regs)->cr[(0)].F.L.F & 0x00040000))
27
    op1.v = (long double)op2;
28
  put_ebfp(&op1);
29
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.