OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [powerpc/] [pr47755.c] - Blame information for rev 691

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 691 jeremybenn
/* { dg-do compile { target { powerpc*-*-* } } } */
2
/* { dg-skip-if "" { powerpc*-*-darwin* } { "*" } { "" } } */
3
/* { dg-require-effective-target powerpc_vsx_ok } */
4
/* { dg-options "-O3 -mcpu=power7" } */
5
/* { dg-final { scan-assembler "xxlxor" } } */
6
/* { dg-final { scan-assembler-not "lxvd2x" } } */
7
/* { dg-final { scan-assembler-not "lxvw4x" } } */
8
/* { dg-final { scan-assembler-not "lvx" } } */
9
 
10
/* PR 47755: Compiler loads vector constant of 0 from TOC instead of using
11
   xxlxor.  */
12
void
13
func (vector long long *p)
14
{
15
  *p = (vector long long) { 0LL, 0LL };
16
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.