OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [powerpc/] [pr48053-1.c] - Blame information for rev 696

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 691 jeremybenn
/* Test for ICE arising from VSX code generation.  */
2
/* { dg-do compile } */
3
/* { dg-options "-O3 -mcpu=power7 -funroll-loops" } */
4
/* { dg-require-effective-target powerpc_vsx_ok } */
5
 
6
int sourcenode;
7
int ARCHelems;
8
int *source_elms;
9
void
10
foo (int argc, char **argv)
11
{
12
  int i, j;
13
  int cor[4];
14
  double Ke[12][12], Me[12], Ce[12], Mexv[12], Cexv[12], v[12];
15
  for (i = 0; i < ARCHelems; i++)
16
    {
17
      for (j = 0; j < 12; j++)
18
        Me[j] = 0.0;
19
      if (cor[j] == sourcenode)
20
        vv12x12 (Me, v, Mexv);
21
      vv12x12 (Ce, v, Cexv);
22
      if (source_elms[i] == 3)
23
        for (j = 0; j < 12; j++)
24
          {
25
            v[j] = -v[j];
26
            Mexv[j] = -Mexv[j];
27
            Cexv[j] = -Cexv[j];
28
          }
29
    }
30
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.