OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [powerpc/] [pr48857.c] - Blame information for rev 848

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 691 jeremybenn
/* { dg-do compile { target { powerpc*-*-* } } } */
2
/* { dg-skip-if "" { powerpc*-*-darwin* } { "*" } { "" } } */
3
/* { dg-require-effective-target powerpc_vsx_ok } */
4
/* { dg-options "-O2 -mcpu=power7 -mabi=altivec" } */
5
/* { dg-final { scan-assembler-times "lxvd2x" 1 } } */
6
/* { dg-final { scan-assembler-times "stxvd2x" 1 } } */
7
/* { dg-final { scan-assembler-not "ld" } } */
8
/* { dg-final { scan-assembler-not "lwz" } } */
9
/* { dg-final { scan-assembler-not "stw" } } */
10
/* { dg-final { scan-assembler-not "addi" } } */
11
 
12
typedef vector long long v2di_type;
13
 
14
v2di_type
15
return_v2di (v2di_type *ptr)
16
{
17
  return *ptr;          /* should generate lxvd2x 34,0,3.  */
18
}
19
 
20
void
21
pass_v2di (v2di_type arg, v2di_type *ptr)
22
{
23
  *ptr = arg;           /* should generate stxvd2x 34,0,{3,5}.  */
24
}
25
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.