OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [sparc/] [fcmp.c] - Blame information for rev 711

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 691 jeremybenn 
/* { dg-do compile } */
2 
/* { dg-options "-mcpu=ultrasparc -mvis" } */
3 
typedef int vec32 __attribute__((vector_size(8)));
4 
typedef short vec16 __attribute__((vector_size(8)));
5 
 
6 
long test_fcmple16 (vec16 a, vec16 b)
7 
{
8 
  return __builtin_vis_fcmple16 (a, b);
9 
}
10 
 
11 
long test_fcmple32 (vec32 a, vec32 b)
12 
{
13 
  return __builtin_vis_fcmple32 (a, b);
14 
}
15 
 
16 
long test_fcmpne16 (vec16 a, vec16 b)
17 
{
18 
  return __builtin_vis_fcmpne16 (a, b);
19 
}
20 
 
21 
long test_fcmpne32 (vec32 a, vec32 b)
22 
{
23 
  return __builtin_vis_fcmpne32 (a, b);
24 
}
25 
 
26 
long test_fcmpgt16 (vec16 a, vec16 b)
27 
{
28 
  return __builtin_vis_fcmpgt16 (a, b);
29 
}
30 
 
31 
long test_fcmpgt32 (vec32 a, vec32 b)
32 
{
33 
  return __builtin_vis_fcmpgt32 (a, b);
34 
}
35 
 
36 
long test_fcmpeq16 (vec16 a, vec16 b)
37 
{
38 
  return __builtin_vis_fcmpeq16 (a, b);
39 
}
40 
 
41 
long test_fcmpeq32 (vec32 a, vec32 b)
42 
{
43 
  return __builtin_vis_fcmpeq32 (a, b);
44 
}
45 
 
46 
/* { dg-final { scan-assembler "fcmple16\t%" } } */
47 
/* { dg-final { scan-assembler "fcmple32\t%" } } */
48 
/* { dg-final { scan-assembler "fcmpne16\t%" } } */
49 
/* { dg-final { scan-assembler "fcmpne32\t%" } } */
50 
/* { dg-final { scan-assembler "fcmpgt16\t%" } } */
51 
/* { dg-final { scan-assembler "fcmpgt32\t%" } } */
52 
/* { dg-final { scan-assembler "fcmpeq16\t%" } } */
53 
/* { dg-final { scan-assembler "fcmpeq32\t%" } } */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.