OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [sparc/] [fexpand.c] - Blame information for rev 711

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 691 jeremybenn
/* { dg-do compile } */
2
/* { dg-options "-mcpu=ultrasparc -mvis" } */
3
typedef short vec16 __attribute__((vector_size(8)));
4
typedef unsigned char vec8 __attribute__((vector_size(4)));
5
 
6
vec16 foo (vec8 a) {
7
  return __builtin_vis_fexpand (a);
8
}
9
 
10
/* { dg-final { scan-assembler "fexpand\t%" } } */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.