OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [sparc/] [fhalve.c] - Blame information for rev 691

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 691 jeremybenn 
/* { dg-do compile } */
2 
/* { dg-options "-mvis3" } */
3 
 
4 
float test_fhadds (float x, float y)
5 
{
6 
  return __builtin_vis_fhadds (x, y);
7 
}
8 
 
9 
double test_fhaddd (double x, double y)
10 
{
11 
  return __builtin_vis_fhaddd (x, y);
12 
}
13 
 
14 
float test_fhsubs (float x, float y)
15 
{
16 
  return __builtin_vis_fhsubs (x, y);
17 
}
18 
 
19 
double test_fhsubd (double x, double y)
20 
{
21 
  return __builtin_vis_fhsubd (x, y);
22 
}
23 
 
24 
float test_fnhadds (float x, float y)
25 
{
26 
  return __builtin_vis_fnhadds (x, y);
27 
}
28 
 
29 
double test_fnhaddd (double x, double y)
30 
{
31 
  return __builtin_vis_fnhaddd (x, y);
32 
}
33 
 
34 
/* { dg-final { scan-assembler "fhadds\t%" } } */
35 
/* { dg-final { scan-assembler "fhaddd\t%" } } */
36 
/* { dg-final { scan-assembler "fhsubs\t%" } } */
37 
/* { dg-final { scan-assembler "fhsubd\t%" } } */
38 
/* { dg-final { scan-assembler "fnhadds\t%" } } */
39 
/* { dg-final { scan-assembler "fnhaddd\t%" } } */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.