URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [sparc/] [fpsub32.c] - Blame information for rev 691

Details | Compare with Previous | View Log


/* { dg-do compile } */
/* { dg-options "-O -mcpu=ultrasparc -mvis" } */
typedef int vec32 __attribute__((vector_size(8)));
 
vec32 foo(vec32 a, vec32 b)
{
  return a - b;
}
 
/* { dg-final { scan-assembler "fpsub32\t%" } } */

Line No.	Rev	Author	Line
1	691	jeremybenn	`/* { dg-do compile } */`
2			`/* { dg-options "-O -mcpu=ultrasparc -mvis" } */`
3			`typedef int vec32 __attribute__((vector_size(8)));`
4
5			`vec32 foo(vec32 a, vec32 b)`
6			`{`
7			`return a - b;`
8			`}`
9
10			`/* { dg-final { scan-assembler "fpsub32\t%" } } */`

Browse

Tools

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [sparc/] [fpsub32.c] - Blame information for rev 691