OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [sparc/] [setcc-3.c] - Blame information for rev 691

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 691 jeremybenn 
/* { dg-do compile } */
2 
/* { dg-require-effective-target lp64 } */
3 
/* { dg-options "-O1 -mvis3" } */
4 
 
5 
int neq (long a, long b)
6 
{
7 
  return a != b;
8 
}
9 
 
10 
int lt (unsigned long a, unsigned long b)
11 
{
12 
  return a < b;
13 
}
14 
 
15 
int gt (unsigned long a, unsigned long b)
16 
{
17 
  return a > b;
18 
}
19 
 
20 
/* { dg-final { scan-assembler "xor\t%" } } */
21 
/* { dg-final { scan-assembler "subcc\t%" } } */
22 
/* { dg-final { scan-assembler-times "addxc\t%" 3 } } */
23 
/* { dg-final { scan-assembler-times "cmp\t%" 2 } } */
24 
/* { dg-final { scan-assembler-not "sra\t%" } } */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.