OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [sparc/] [sparc-ret.c] - Blame information for rev 801

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 691 jeremybenn
/* { dg-do compile } */
2
/* { dg-skip-if "no register windows" { *-*-* } { "-mflat" } { "" } } */
3
/* { dg-require-effective-target ilp32 } */
4
/* { dg-options "-mcpu=ultrasparc -O" } */
5
 
6
/* Make sure that Ultrasparc return insn do not read below the stack.  */
7
 
8
int bar (int a, int b, int c, int d, int e, int f, int g, int h)
9
{
10
  int res;
11
 
12
  toto (&res);
13
  return h;
14
}
15
/* { dg-final { scan-assembler "return\[ \t\]*%i7\\+8\n\[^\n\]*ld\[ \t\]*\\\[%sp\\+96\\\]" } } */
16
 
17
int bar2 ()
18
{
19
  int res;
20
 
21
  toto (&res);
22
  return res;
23
}
24
/* { dg-final { scan-assembler "return\[ \t\]*%i7\\+8\n\[^\n\]*nop" } } */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.