OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [sparc/] [vis3move-3.c] - Blame information for rev 695

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 691 jeremybenn 
/* { dg-do compile } */
2 
/* { dg-require-effective-target ilp32 } */
3 
/* { dg-options "-O1 -mvis3" } */
4 
 
5 
float fnegs (float a)
6 
{
7 
  return -a;
8 
}
9 
 
10 
double fnegd (double a)
11 
{
12 
  return -a;
13 
}
14 
 
15 
float fmuls (float a, float b)
16 
{
17 
  return a * b;
18 
}
19 
 
20 
double fmuld (double a, double b)
21 
{
22 
  return a * b;
23 
}
24 
 
25 
double fsmuld (float a, float b)
26 
{
27 
  return (double)a * (double)b;
28 
}
29 
 
30 
double fnsmuld (float a, float b)
31 
{
32 
  return -((double)a * (double)b);
33 
}
34 
 
35 
/* { dg-final { scan-assembler-times "movwtos\t%" 13 } } */
36 
/* { dg-final { scan-assembler "fnegs\t%" } } */
37 
/* { dg-final { scan-assembler "fnegd\t%" } } */
38 
/* { dg-final { scan-assembler "fmuls\t%" } } */
39 
/* { dg-final { scan-assembler "fmuld\t%" } } */
40 
/* { dg-final { scan-assembler "fsmuld\t%" } } */
41 
/* { dg-final { scan-assembler "fnsmuld\t%" } } */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.