OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [sparc/] [wrgsr.c] - Blame information for rev 691

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 691 jeremybenn
/* { dg-do compile } */
2
/* { dg-options "-O -mcpu=ultrasparc -mvis" } */
3
 
4
void set_gsr (void)
5
{
6
        __builtin_vis_write_gsr (2 << 3);
7
}
8
 
9
void set_gsr2 (long x)
10
{
11
        __builtin_vis_write_gsr (x);
12
}
13
 
14
/* { dg-final { scan-assembler "wr\t%g0, 16, %gsr" } } */
15
/* { dg-final { scan-assembler "wr\t%g0, %" } } */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.