URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [spu/] [pr40001.c] - Blame information for rev 691

Details | Compare with Previous | View Log


/* { dg-do compile } */
/* { dg-options "-O" } */
 
void *
sbrk (unsigned int increment)
{
  volatile register
      __attribute__ ((__spu_vector__)) unsigned int sp_r1 __asm__ ("1");
  unsigned int sps;
 
  sps = __builtin_spu_extract (sp_r1, 0);
  if (sps - 4096 >= increment)
    return 0;
  else
    return ((void *) -1);
}
 

Line No.	Rev	Author	Line
1	691	jeremybenn	`/* { dg-do compile } */`
2			`/* { dg-options "-O" } */`
3
4			`void *`
5			`sbrk (unsigned int increment)`
6			`{`
7			`volatile register`
8			`__attribute__ ((__spu_vector__)) unsigned int sp_r1 __asm__ ("1");`
9			`unsigned int sps;`
10
11			`sps = __builtin_spu_extract (sp_r1, 0);`
12			`if (sps - 4096 >= increment)`
13			`return 0;`
14			`else`
15			`return ((void *) -1);`
16			`}`
17

Browse

Tools

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [spu/] [pr40001.c] - Blame information for rev 691