URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [xstormy16/] [sfr/] [15_clr_sfrw_bit_f.c] - Blame information for rev 691

Details | Compare with Previous | View Log


/* { dg-options { -nostartfiles below100.o -Tbelow100.ld -O2 } } */
/* { dg-final { scan-assembler "mov.w r.,32532" } } */
 
#define SFR (*((volatile unsigned short*)0x7f14))
unsigned short *p = (unsigned short *) 0x7f14;
 
void
Do (void)
{
  SFR &= ~0x8000;
}
 
int
main (void)
{
  *p = 0xedcb;
  Do ();
  return (*p == 0x6dcb) ? 0 : 1;
}

Line No.	Rev	Author	Line
1	691	jeremybenn	`/* { dg-options { -nostartfiles below100.o -Tbelow100.ld -O2 } } */`
2			`/* { dg-final { scan-assembler "mov.w r.,32532" } } */`
3
4			`#define SFR (((volatile unsigned short)0x7f14))`
5			`unsigned short p = (unsigned short ) 0x7f14;`
6
7			`void`
8			`Do (void)`
9			`{`
10			`SFR &= ~0x8000;`
11			`}`
12
13			`int`
14			`main (void)`
15			`{`
16			`*p = 0xedcb;`
17			`Do ();`
18			`return (*p == 0x6dcb) ? 0 : 1;`
19			`}`

Browse

Tools

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [xstormy16/] [sfr/] [15_clr_sfrw_bit_f.c] - Blame information for rev 691