OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [libgcc/] [config/] [lm32/] [_udivsi3.c] - Blame information for rev 801

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 734 jeremybenn
/* _udivsi3 for Lattice Mico32.
2
   Contributed by Jon Beniston <jon@beniston.com>
3
 
4
   Copyright (C) 2009 Free Software Foundation, Inc.
5
 
6
   This file is free software; you can redistribute it and/or modify it
7
   under the terms of the GNU General Public License as published by the
8
   Free Software Foundation; either version 3, or (at your option) any
9
   later version.
10
 
11
   This file is distributed in the hope that it will be useful, but
12
   WITHOUT ANY WARRANTY; without even the implied warranty of
13
   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
14
   General Public License for more details.
15
 
16
   Under Section 7 of GPL version 3, you are granted additional
17
   permissions described in the GCC Runtime Library Exception, version
18
   3.1, as published by the Free Software Foundation.
19
 
20
   You should have received a copy of the GNU General Public License and
21
   a copy of the GCC Runtime Library Exception along with this program;
22
   see the files COPYING3 and COPYING.RUNTIME respectively.  If not, see
23
   <http://www.gnu.org/licenses/>. */
24
 
25
#include "libgcc_lm32.h"
26
 
27
/* Unsigned integer division.  */
28
 
29
USItype
30
__udivsi3 (USItype a, USItype b)
31
{
32
  if (b == 0)
33
    {
34
      /* Raise divide by zero exception.  */
35
      int eba, sr;
36
      /* Save interrupt enable.  */
37
      __asm__ __volatile__ ("rcsr %0, IE":"=r" (sr));
38
      sr = (sr & 1) << 1;
39
      __asm__ __volatile__ ("wcsr IE, %0"::"r" (sr));
40
      /* Branch to exception handler.  */
41
      __asm__ __volatile__ ("rcsr %0, EBA":"=r" (eba));
42
      eba += 32 * 5;
43
      __asm__ __volatile__ ("mv ea, ra");
44
      __asm__ __volatile__ ("b %0"::"r" (eba));
45
      __builtin_unreachable ();
46
    }
47
 
48
  return __udivmodsi4 (a, b, 0);
49
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.