OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [libgcc/] [config/] [mips/] [crtn.S] - Blame information for rev 753

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 734 jeremybenn
/* Copyright (C) 2001, 2002 Free Software Foundation, Inc.
2
 
3
This file is part of GCC.
4
 
5
GCC is free software; you can redistribute it and/or modify it under
6
the terms of the GNU General Public License as published by the Free
7
Software Foundation; either version 3, or (at your option) any later
8
version.
9
 
10
GCC is distributed in the hope that it will be useful, but WITHOUT ANY
11
WARRANTY; without even the implied warranty of MERCHANTABILITY or
12
FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
13
for more details.
14
 
15
Under Section 7 of GPL version 3, you are granted additional
16
permissions described in the GCC Runtime Library Exception, version
17
3.1, as published by the Free Software Foundation.
18
 
19
You should have received a copy of the GNU General Public License and
20
a copy of the GCC Runtime Library Exception along with this program;
21
see the files COPYING3 and COPYING.RUNTIME respectively.  If not, see
22
.  */
23
 
24
/* 4 slots for argument spill area.  1 for cpreturn, 1 for stack.
25
   Return spill offset of 40 and 20.  Aligned to 16 bytes for n32.  */
26
 
27
#ifdef  __mips16
28
#define RA $7
29
#else
30
#define RA $31
31
#endif
32
 
33
        .section .init,"ax",@progbits
34
#ifdef __mips64
35
        ld      RA,40($sp)
36
        daddu   $sp,$sp,48
37
#else
38
        lw      RA,20($sp)
39
        addu    $sp,$sp,32
40
#endif
41
        j       RA
42
 
43
        .section .fini,"ax",@progbits
44
#ifdef  __mips64
45
        ld      RA,40($sp)
46
        daddu   $sp,$sp,48
47
#else
48
        lw      RA,20($sp)
49
        addu    $sp,$sp,32
50
#endif
51
        j       RA
52
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.