OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [libitm/] [config/] [alpha/] [sjlj.S] - Blame information for rev 737

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 737 jeremybenn
/* Copyright (C) 2009, 2011 Free Software Foundation, Inc.
2
   Contributed by Richard Henderson .
3
 
4
   This file is part of the GNU Transactional Memory Library (libitm).
5
 
6
   Libitm is free software; you can redistribute it and/or modify it
7
   under the terms of the GNU General Public License as published by
8
   the Free Software Foundation; either version 3 of the License, or
9
   (at your option) any later version.
10
 
11
   Libitm is distributed in the hope that it will be useful, but WITHOUT ANY
12
   WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS
13
   FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
14
   more details.
15
 
16
   Under Section 7 of GPL version 3, you are granted additional
17
   permissions described in the GCC Runtime Library Exception, version
18
   3.1, as published by the Free Software Foundation.
19
 
20
   You should have received a copy of the GNU General Public License and
21
   a copy of the GCC Runtime Library Exception along with this program;
22
   see the files COPYING3 and COPYING.RUNTIME respectively.  If not, see
23
   .  */
24
 
25
        .text
26
        .align 4
27
        .globl  _ITM_beginTransaction
28
        .ent    _ITM_beginTransaction
29
 
30
#define FRAME   144
31
 
32
_ITM_beginTransaction:
33
        ldgp    $29, 0($27)
34
        subq    $30, FRAME, $30
35
        .frame  $30, FRAME, $26, 0
36
        .mask   0x04000000, 0
37
        stq     $26, 0($30)
38
        .prologue 1
39
 
40
        stq     $9, 8($30)
41
        stq     $10, 16($30)
42
        addq    $30, FRAME, $0
43
        stq     $11, 24($30)
44
 
45
        stq     $12, 32($30)
46
        stq     $13, 40($30)
47
        stq     $14, 48($30)
48
        stq     $15, 56($30)
49
 
50
        stq     $0, 64($30)
51
        stt     $f2, 72($30)
52
        stt     $f3, 80($30)
53
        stt     $f4, 88($30)
54
 
55
        stt     $f5, 96($30)
56
        stt     $f6, 104($30)
57
        stt     $f7, 112($30)
58
        stt     $f8, 120($30)
59
 
60
        stt     $f9, 128($30)
61
        mov     $30, $17
62
#ifdef __PIC__
63
        unop
64
        bsr     $26, GTM_begin_transaction !samegp
65
#else
66
        jsr     $26, GTM_begin_transaction
67
        ldgp    $29, 0($26)
68
#endif
69
 
70
        ldq     $26, 0($30)
71
        addq    $30, FRAME, $30
72
        ret
73
.end _ITM_beginTransaction
74
 
75
        .align 4
76
        .globl  GTM_longjmp
77
#ifdef __ELF__
78
        .hidden GTM_longjmp
79
#endif
80
        .ent    GTM_longjmp
81
 
82
GTM_longjmp:
83
        .prologue 0
84
        ldq     $26, 0($17)
85
        ldq     $9, 8($17)
86
        ldq     $10, 16($17)
87
        ldq     $11, 24($17)
88
 
89
        ldq     $12, 32($17)
90
        ldq     $13, 40($17)
91
        ldq     $14, 48($17)
92
        ldq     $15, 56($17)
93
 
94
        ldq     $1, 64($17)
95
        ldt     $f2, 72($17)
96
        ldt     $f3, 80($17)
97
        ldt     $f4, 88($17)
98
 
99
        ldt     $f5, 96($17)
100
        ldt     $f6, 104($17)
101
        ldt     $f7, 112($17)
102
        ldt     $f8, 120($17)
103
 
104
        ldt     $f9, 128($17)
105
        mov     $16, $0
106
        mov     $1, $30
107
        ret
108
.end GTM_longjmp
109
 
110
#ifdef __linux__
111
.section .note.GNU-stack, "", @progbits
112
#endif

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.