OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [libitm/] [config/] [linux/] [alpha/] [futex_bits.h] - Blame information for rev 738

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 737 jeremybenn
/* Copyright (C) 2008, 2009, 2011 Free Software Foundation, Inc.
2
   Contributed by Richard Henderson <rth@redhat.com>.
3
 
4
   This file is part of the GNU Transactional Memory Library (libitm).
5
 
6
   Libitm is free software; you can redistribute it and/or modify it
7
   under the terms of the GNU General Public License as published by
8
   the Free Software Foundation; either version 3 of the License, or
9
   (at your option) any later version.
10
 
11
   Libitm is distributed in the hope that it will be useful, but WITHOUT ANY
12
   WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS
13
   FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
14
   more details.
15
 
16
   Under Section 7 of GPL version 3, you are granted additional
17
   permissions described in the GCC Runtime Library Exception, version
18
   3.1, as published by the Free Software Foundation.
19
 
20
   You should have received a copy of the GNU General Public License and
21
   a copy of the GCC Runtime Library Exception along with this program;
22
   see the files COPYING3 and COPYING.RUNTIME respectively.  If not, see
23
   <http://www.gnu.org/licenses/>.  */
24
 
25
/* Provide target-specific access to the futex system call.  */
26
 
27
#ifndef SYS_futex
28
#define SYS_futex               394
29
#endif
30
 
31
static inline long
32
sys_futex0 (std::atomic<int> *addr, long op, long val)
33
{
34
  register long sc_0 __asm__("$0");
35
  register long sc_16 __asm__("$16");
36
  register long sc_17 __asm__("$17");
37
  register long sc_18 __asm__("$18");
38
  register long sc_19 __asm__("$19");
39
  long res;
40
 
41
  sc_0 = SYS_futex;
42
  sc_16 = (long) addr;
43
  sc_17 = op;
44
  sc_18 = val;
45
  sc_19 = 0;
46
  __asm volatile ("callsys"
47
                  : "=r" (sc_0), "=r"(sc_19)
48
                  : "0"(sc_0), "r" (sc_16), "r"(sc_17), "r"(sc_18), "1"(sc_19)
49
                  : "$1", "$2", "$3", "$4", "$5", "$6", "$7", "$8",
50
                    "$22", "$23", "$24", "$25", "$27", "$28", "memory");
51
 
52
  res = sc_0;
53
  if (__builtin_expect (sc_19, 0))
54
    res = -res;
55
  return res;
56
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.