OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [libitm/] [config/] [linux/] [sparc/] [futex_bits.h] - Blame information for rev 737

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 737 jeremybenn
/* Copyright (C) 2012 Free Software Foundation, Inc.
2
 
3
   This file is part of the GNU Transactional Memory Library (libitm).
4
 
5
   Libitm is free software; you can redistribute it and/or modify it
6
   under the terms of the GNU General Public License as published by
7
   the Free Software Foundation; either version 3 of the License, or
8
   (at your option) any later version.
9
 
10
   Libitm is distributed in the hope that it will be useful, but WITHOUT ANY
11
   WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS
12
   FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
13
   more details.
14
 
15
   Under Section 7 of GPL version 3, you are granted additional
16
   permissions described in the GCC Runtime Library Exception, version
17
   3.1, as published by the Free Software Foundation.
18
 
19
   You should have received a copy of the GNU General Public License and
20
   a copy of the GCC Runtime Library Exception along with this program;
21
   see the files COPYING3 and COPYING.RUNTIME respectively.  If not, see
22
   <http://www.gnu.org/licenses/>.  */
23
 
24
#include <sys/syscall.h>
25
 
26
static inline long
27
sys_futex0 (std::atomic<int> *addr, int op, int val)
28
{
29
  register long int g1 __asm__ ("g1");
30
  register long int o0 __asm__ ("o0");
31
  register long int o1 __asm__ ("o1");
32
  register long int o2 __asm__ ("o2");
33
  register long int o3 __asm__ ("o3");
34
  long res;
35
 
36
  g1 = SYS_futex;
37
  o0 = (long) addr;
38
  o1 = op;
39
  o2 = val;
40
  o3 = 0;
41
 
42
#ifdef __arch64__
43
  __asm volatile ("ta 0x6d"
44
#else
45
  __asm volatile ("ta 0x10"
46
#endif
47
                  : "=r"(g1), "=r"(o0)
48
                  : "0"(g1), "1"(o0), "r"(o1), "r"(o2), "r"(o3)
49
                  : "g2", "g3", "g4", "g5", "g6",
50
                    "f0", "f1", "f2", "f3", "f4", "f5", "f6", "f7",
51
                    "f8", "f9", "f10", "f11", "f12", "f13", "f14", "f15",
52
                    "f16", "f17", "f18", "f19", "f20", "f21", "f22", "f23",
53
                    "f24", "f25", "f26", "f27", "f28", "f29", "f30", "f31",
54
                    "f32", "f34", "f36", "f38", "f40", "f42", "f44", "f46",
55
                    "f48", "f50", "f52", "f54", "f56", "f58", "f60", "f62",
56
                    "cc", "memory");
57
 
58
  res = o0;
59
  if (__builtin_expect ((unsigned long) res >= -515UL, 0))
60
    res =- res;
61
  return res;
62
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.