OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [libitm/] [config/] [linux/] [x86/] [futex_bits.h] - Blame information for rev 737

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 737 jeremybenn
/* Copyright (C) 2008, 2009, 2011 Free Software Foundation, Inc.
2
   Contributed by Richard Henderson <rth@redhat.com>.
3
 
4
   This file is part of the GNU Transactional Memory Library (libitm).
5
 
6
   Libitm is free software; you can redistribute it and/or modify it
7
   under the terms of the GNU General Public License as published by
8
   the Free Software Foundation; either version 3 of the License, or
9
   (at your option) any later version.
10
 
11
   Libitm is distributed in the hope that it will be useful, but WITHOUT ANY
12
   WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS
13
   FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
14
   more details.
15
 
16
   Under Section 7 of GPL version 3, you are granted additional
17
   permissions described in the GCC Runtime Library Exception, version
18
   3.1, as published by the Free Software Foundation.
19
 
20
   You should have received a copy of the GNU General Public License and
21
   a copy of the GCC Runtime Library Exception along with this program;
22
   see the files COPYING3 and COPYING.RUNTIME respectively.  If not, see
23
   <http://www.gnu.org/licenses/>.  */
24
 
25
#ifdef __x86_64__
26
# ifndef SYS_futex
27
#  define SYS_futex     202
28
# endif
29
 
30
static inline long
31
sys_futex0 (std::atomic<int> *addr, long op, long val)
32
{
33
  register long r10 __asm__("%r10") = 0;
34
  long res;
35
 
36
  __asm volatile ("syscall"
37
                  : "=a" (res)
38
                  : "0" (SYS_futex), "D" (addr), "S" (op), "d" (val), "r" (r10)
39
                  : "r11", "rcx", "memory");
40
 
41
  return res;
42
}
43
 
44
#else
45
# ifndef SYS_futex
46
#  define SYS_futex     240
47
# endif
48
 
49
# ifdef __PIC__
50
 
51
static inline long
52
sys_futex0 (std::atomic<int> *addr, int op, int val)
53
{
54
  long res;
55
 
56
  __asm volatile ("xchgl\t%%ebx, %2\n\t"
57
                  "int\t$0x80\n\t"
58
                  "xchgl\t%%ebx, %2"
59
                  : "=a" (res)
60
                  : "0"(SYS_futex), "r" (addr), "c"(op),
61
                    "d"(val), "S"(0)
62
                  : "memory");
63
  return res;
64
}
65
 
66
# else
67
 
68
static inline long
69
sys_futex0 (std::atomic<int> *addr, int op, int val)
70
{
71
  long res;
72
 
73
  __asm volatile ("int $0x80"
74
                  : "=a" (res)
75
                  : "0"(SYS_futex), "b" (addr), "c"(op),
76
                    "d"(val), "S"(0)
77
                  : "memory");
78
  return res;
79
}
80
 
81
# endif /* __PIC__ */
82
#endif /* __x86_64__ */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.