OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [binutils-2.18.50/] [gas/] [testsuite/] [gas/] [arc/] [arc.exp] - Blame information for rev 832

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 38 julius
# ARC base instruction set (to arc8)
2
if [istarget arc*-*-*] then {
3
    run_dump_test ld
4
    run_dump_test ld2
5
    run_dump_test st
6
 
7
    # Specially encoded/single operand instructions
8
    run_dump_test flag
9
    run_dump_test brk
10
    run_dump_test sleep
11
    run_dump_test swi
12
    run_dump_test asr
13
    run_dump_test lsr
14
    run_dump_test ror
15
    run_dump_test rrc
16
    run_dump_test sexb
17
    run_dump_test sexw
18
    run_dump_test extb
19
    run_dump_test extw
20
 
21
    run_dump_test b
22
    run_dump_test bl
23
    run_dump_test lp
24
    run_dump_test j
25
    run_dump_test jl
26
    run_dump_test add
27
    run_dump_test asl
28
    # FIXME: ??? `lsl' gets dumped as `asl'
29
    # run_dump_test lsl
30
    run_dump_test adc
31
    run_dump_test rlc
32
    run_dump_test sub
33
    run_dump_test sbc
34
    run_dump_test and
35
    run_dump_test mov
36
    run_dump_test or
37
    run_dump_test bic
38
    run_dump_test xor
39
    run_dump_test nop
40
    run_dump_test extensions
41
}
42
 
43
# ARC library extensions
44
if [istarget arc*-*-*] then {
45
    # *TODO*
46
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.