OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [binutils-2.18.50/] [gas/] [testsuite/] [gas/] [arc/] [sshift.s] - Blame information for rev 816

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 38 julius
# Single shift @OC@ test
2
 
3
# reg,reg
4
        @OC@ r0,r1
5
        @OC@ fp,sp
6
 
7
# shimm values
8
        @OC@ r0,0
9
        @OC@ r1,-1
10
        @OC@ 0,r2
11
        @OC@ -1,r3
12
        @OC@ r4,255
13
        @OC@ 255,r5
14
        @OC@ r6,-256
15
        @OC@ -256,r7
16
 
17
# limm values
18
        @OC@ r8,256
19
        @OC@ r9,-257
20
        @OC@ 511,r10
21
        @OC@ r11,0x42424242
22
        @OC@ 0x12345678,r12
23
 
24
# shimm and limm
25
        @OC@ 255,256
26
        @OC@ 256,255
27
 
28
# symbols
29
        @OC@ r0,foo
30
 
31
# conditional execution
32
        @OC@.eq r10,r11
33
        @OC@.ne r12,r13
34
        @OC@.lt r14,0
35
        @OC@.gt r15,512
36
 
37
# flag setting
38
        @OC@.f r0,r1
39
        @OC@.f r2,1
40
        @OC@.f 0,r4
41
        @OC@.f r5,512
42
        @OC@.f 512,r6
43
        @OC@.f 512,512
44
 
45
# conditional execution + flag setting
46
        @OC@.eq.f r0,r1
47
        @OC@.ne.f r1,0
48
        @OC@.lt.f 0,r2
49
        @OC@.gt.f 1,r2
50
        @OC@.le.f r0,512
51
        @OC@.ge.f 512,r2
52
        @OC@.n.f 512,512

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.