OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [binutils-2.18.50/] [gas/] [testsuite/] [gas/] [arm/] [arch5tej.d] - Blame information for rev 832

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 38 julius
#objdump: -dr --prefix-addresses --show-raw-insn
2
#name: ARM Architecture v5TEJ instructions
3
#as: -march=armv5tej
4
 
5
# Test the ARM Architecture v5TEJ instructions
6
 
7
.*: +file format .*arm.*
8
 
9
Disassembly of section .text:
10
0+00 <[^>]*> e12fff20 ?     bxj     r0
11
0+04 <[^>]*> e12fff21 ?     bxj     r1
12
0+08 <[^>]*> e12fff2e ?     bxj     lr
13
0+0c <[^>]*> 012fff20 ?     bxjeq   r0
14
0+10 <[^>]*> 412fff20 ?     bxjmi   r0
15
0+14 <[^>]*> 512fff27 ?     bxjpl   r7
16
0+18 <[^>]*> e1200070 ?     bkpt    0x0000
17
0+1c <[^>]*> e120007a ?     bkpt    0x000a

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.