OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [binutils-2.18.50/] [gas/] [testsuite/] [gas/] [arm/] [archv6m.d] - Blame information for rev 856

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 38 julius
# name: ARMv6-M
2
# objdump: -dr --prefix-addresses --show-raw-insn
3
 
4
.*: +file format .*arm.*
5
 
6
Disassembly of section .text:
7
0[0-9a-f]+ <[^>]+> f386 8800        msr     (APSR|CPSR_f), r6
8
0[0-9a-f]+ <[^>]+> f389 8806        msr     EPSR, r9
9
0[0-9a-f]+ <[^>]+> f3ef 8201        mrs     r2, IAPSR
10
0[0-9a-f]+ <[^>]+> bf10             yield
11
0[0-9a-f]+ <[^>]+> bf20             wfe
12
0[0-9a-f]+ <[^>]+> bf30             wfi
13
0[0-9a-f]+ <[^>]+> bf40             sev
14
0[0-9a-f]+ <[^>]+> 4408             add     r0, r1
15
0[0-9a-f]+ <[^>]+> bf00             nop

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.