OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [binutils-2.18.50/] [gas/] [testsuite/] [gas/] [arm/] [arm-it.d] - Blame information for rev 832

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 38 julius
#name: ARM IT instruction
2
#objdump: -dr --prefix-addresses --show-raw-insn
3
#skip: *-*-*coff *-*-pe *-*-wince *-*-*aout* *-*-netbsd *-*-riscix*
4
 
5
.*: +file format .*arm.*
6
 
7
Disassembly of section .text:
8
0+000 <[^>]*> 03a00000 ?    moveq   r0, #0  ; 0x0
9
0+004 <[^>]*> e1a0f00e ?    mov     pc, lr

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.