URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [binutils-2.18.50/] [gas/] [testsuite/] [gas/] [arm/] [armv1.s] - Blame information for rev 832

Line No.	Rev	Author	Line
1	38	julius	`.global entry`
2			`.text`
3			`entry:`
4			`and r0, r0, r0`
5			`ands r0, r0, r0`
6			`eor r0, r0, r0`
7			`eors r0, r0, r0`
8			`sub r0, r0, r0`
9			`subs r0, r0, r0`
10			`rsb r0, r0, r0`
11			`rsbs r0, r0, r0`
12			`add r0, r0, r0`
13			`adds r0, r0, r0`
14			`adc r0, r0, r0`
15			`adcs r0, r0, r0`
16			`sbc r0, r0, r0`
17			`sbcs r0, r0, r0`
18			`rsc r0, r0, r0`
19			`rscs r0, r0, r0`
20			`orr r0, r0, r0`
21			`orrs r0, r0, r0`
22			`bic r0, r0, r0`
23			`bics r0, r0, r0`
24
25			`tst r0, r0`
26			`tsts r0, r0`
27			`tstp r0, r0`
28			`teq r0, r0`
29			`teqs r0, r0`
30			`teqp r0, r0`
31			`cmp r0, r0`
32			`cmps r0, r0`
33			`cmpp r0, r0`
34			`cmn r0, r0`
35			`cmns r0, r0`
36			`cmnp r0, r0`
37
38			`mov r0, r0`
39			`movs r0, r0`
40			`mvn r0, r0`
41			`mvns r0, r0`
42
43			`swi #0`
44
45			`ldr r0, [r0, #-0]`
46			`ldrb r0, [r0, #-0]`
47			`ldrt r0, [r1]`
48			`ldrbt r0, [r1]`
49			`str r0, [r0, #-0]`
50			`strb r0, [r0, #-0]`
51			`strt r0, [r1]`
52			`strbt r0, [r1]`
53
54			`stmia r0, {r0}`
55			`stmib r0, {r0}`
56			`stmda r0, {r0}`
57			`stmdb r0, {r0}`
58			`stmfd r0, {r0}`
59			`stmfa r0, {r0}`
60			`stmea r0, {r0}`
61			`stmed r0, {r0}`
62
63			`ldmia r0, {r0}`
64			`ldmib r0, {r0}`
65			`ldmda r0, {r0}`
66			`ldmdb r0, {r0}`
67			`ldmfd r0, {r0}`
68			`ldmfa r0, {r0}`
69			`ldmea r0, {r0}`
70			`ldmed r0, {r0}`
71
72			`# Add three nop instructions to ensure that the`
73			`# output is 32-byte aligned as required for arm-aout.`
74			`nop`
75			`nop`
76			`nop`