URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [binutils-2.18.50/] [gas/] [testsuite/] [gas/] [arm/] [iwmmxt-wldsttbh.d] - Blame information for rev 816

Details | Compare with Previous | View Log


#objdump: -dr --prefix-addresses --show-raw-insn -miwmmxt
#name: Intel(r) Wireless MMX(tm) technology instructions version 1
#as: -mcpu=xscale+iwmmxt -EL
 
.*: +file format .*arm.*
 
Disassembly of section .text:
0+000  ecb11000[        ]+wldrb[        ]+wr1, \[r1\]
0+004 <[^>]*> ecf11000[     ]+wldrh[        ]+wr1, \[r1\]
0+008 <[^>]*> eca11000[     ]+wstrb[        ]+wr1, \[r1\]
0+00c <[^>]*> ece11000[     ]+wstrh[        ]+wr1, \[r1\]

Line No.	Rev	Author	Line
1	38	julius	`#objdump: -dr --prefix-addresses --show-raw-insn -miwmmxt`
2			`#name: Intel(r) Wireless MMX(tm) technology instructions version 1`
3			`#as: -mcpu=xscale+iwmmxt -EL`
4
5			`.: +file format .arm.*`
6
7			`Disassembly of section .text:`
8			`0+000 ecb11000[ ]+wldrb[ ]+wr1, \[r1\]`
9			`0+004 <[^>]*> ecf11000[ ]+wldrh[ ]+wr1, \[r1\]`
10			`0+008 <[^>]*> eca11000[ ]+wstrb[ ]+wr1, \[r1\]`
11			`0+00c <[^>]*> ece11000[ ]+wstrh[ ]+wr1, \[r1\]`

Browse

Tools

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [binutils-2.18.50/] [gas/] [testsuite/] [gas/] [arm/] [iwmmxt-wldsttbh.d] - Blame information for rev 816