URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [binutils-2.18.50/] [gas/] [testsuite/] [gas/] [arm/] [neon-cond.s] - Blame information for rev 832

Go to most recent revision | Details | Compare with Previous | View Log


@ test conditional compilation
 
        .arm
        .text
        .syntax unified
 
        vldreq.32 d3,[r4]
        vmovlt.16 d3[1], r5
        vmovge d3, r4, r7
        vmovcc r3, r4, d30
        vmovne.32 d2[1],r3
        vmovcs r1,r2,d3
        vmovcc d4,r1,r2

Line No.	Rev	Author	Line
1	38	julius	`@ test conditional compilation`
2
3			`.arm`
4			`.text`
5			`.syntax unified`
6
7			`vldreq.32 d3,[r4]`
8			`vmovlt.16 d3[1], r5`
9			`vmovge d3, r4, r7`
10			`vmovcc r3, r4, d30`
11			`vmovne.32 d2[1],r3`
12			`vmovcs r1,r2,d3`
13			`vmovcc d4,r1,r2`

Browse

Tools

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [binutils-2.18.50/] [gas/] [testsuite/] [gas/] [arm/] [neon-cond.s] - Blame information for rev 832