OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [binutils-2.18.50/] [gas/] [testsuite/] [gas/] [arm/] [neon-ldst-rm.d] - Blame information for rev 856

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 38 julius
# name: Neon single and multiple register loads and stores
2
# as: -mfpu=neon
3
# objdump: -dr --prefix-addresses --show-raw-insn
4
 
5
.*: +file format .*arm.*
6
 
7
Disassembly of section \.text:
8
0[0-9a-f]+ <[^>]+> ec922b02         vldmia  r2, {d2}
9
0[0-9a-f]+ <[^>]+> ec922b04         vldmia  r2, {d2-d3}
10
0[0-9a-f]+ <[^>]+> ec924b08         vldmia  r2, {d4-d7}
11
0[0-9a-f]+ <[^>]+> ecd28b10         vldmia  r2, {d24-d31}
12
0[0-9a-f]+ <[^>]+> ec923b20         vldmia  r2, {d3-d18}
13
0[0-9a-f]+ <[^>]+> ec922b02         vldmia  r2, {d2}
14
0[0-9a-f]+ <[^>]+> ec922b04         vldmia  r2, {d2-d3}
15
0[0-9a-f]+ <[^>]+> ec924b08         vldmia  r2, {d4-d7}
16
0[0-9a-f]+ <[^>]+> ecd28b10         vldmia  r2, {d24-d31}
17
0[0-9a-f]+ <[^>]+> ec923b20         vldmia  r2, {d3-d18}
18
0[0-9a-f]+ <[^>]+> ecb22b02         vldmia  r2!, {d2}
19
0[0-9a-f]+ <[^>]+> ecb22b04         vldmia  r2!, {d2-d3}
20
0[0-9a-f]+ <[^>]+> ecb24b08         vldmia  r2!, {d4-d7}
21
0[0-9a-f]+ <[^>]+> ecf28b10         vldmia  r2!, {d24-d31}
22
0[0-9a-f]+ <[^>]+> ecb23b20         vldmia  r2!, {d3-d18}
23
0[0-9a-f]+ <[^>]+> ed322b02         vldmdb  r2!, {d2}
24
0[0-9a-f]+ <[^>]+> ed322b04         vldmdb  r2!, {d2-d3}
25
0[0-9a-f]+ <[^>]+> ed324b08         vldmdb  r2!, {d4-d7}
26
0[0-9a-f]+ <[^>]+> ed728b10         vldmdb  r2!, {d24-d31}
27
0[0-9a-f]+ <[^>]+> ed323b20         vldmdb  r2!, {d3-d18}
28
0[0-9a-f]+ <[^>]+> ec822b02         vstmia  r2, {d2}
29
0[0-9a-f]+ <[^>]+> ec822b04         vstmia  r2, {d2-d3}
30
0[0-9a-f]+ <[^>]+> ec824b08         vstmia  r2, {d4-d7}
31
0[0-9a-f]+ <[^>]+> ecc28b10         vstmia  r2, {d24-d31}
32
0[0-9a-f]+ <[^>]+> ec823b20         vstmia  r2, {d3-d18}
33
0[0-9a-f]+ <[^>]+> ec822b02         vstmia  r2, {d2}
34
0[0-9a-f]+ <[^>]+> ec822b04         vstmia  r2, {d2-d3}
35
0[0-9a-f]+ <[^>]+> ec824b08         vstmia  r2, {d4-d7}
36
0[0-9a-f]+ <[^>]+> ecc28b10         vstmia  r2, {d24-d31}
37
0[0-9a-f]+ <[^>]+> ec823b20         vstmia  r2, {d3-d18}
38
0[0-9a-f]+ <[^>]+> eca22b02         vstmia  r2!, {d2}
39
0[0-9a-f]+ <[^>]+> eca22b04         vstmia  r2!, {d2-d3}
40
0[0-9a-f]+ <[^>]+> eca24b08         vstmia  r2!, {d4-d7}
41
0[0-9a-f]+ <[^>]+> ece28b10         vstmia  r2!, {d24-d31}
42
0[0-9a-f]+ <[^>]+> eca23b20         vstmia  r2!, {d3-d18}
43
0[0-9a-f]+ <[^>]+> ed222b02         vstmdb  r2!, {d2}
44
0[0-9a-f]+ <[^>]+> ed222b04         vstmdb  r2!, {d2-d3}
45
0[0-9a-f]+ <[^>]+> ed224b08         vstmdb  r2!, {d4-d7}
46
0[0-9a-f]+ <[^>]+> ed628b10         vstmdb  r2!, {d24-d31}
47
0[0-9a-f]+ <[^>]+> ed223b20         vstmdb  r2!, {d3-d18}
48
0[0-9a-f]+  000001f4    .*
49
0[0-9a-f]+ <[^>]+> eddf6b0b         vldr    d22, \[pc, #44\]        ; 0[0-9a-f]+ 
50
0[0-9a-f]+ <[^>]+> ed935b00         vldr    d5, \[r3\]
51
0[0-9a-f]+ <[^>]+> ed135b01         vldr    d5, \[r3, #-4\]
52
0[0-9a-f]+ <[^>]+> ed935b01         vldr    d5, \[r3, #4\]
53
0[0-9a-f]+ <[^>]+> ed835b00         vstr    d5, \[r3\]
54
0[0-9a-f]+ <[^>]+> ed035b01         vstr    d5, \[r3, #-4\]
55
0[0-9a-f]+ <[^>]+> ed835b01         vstr    d5, \[r3, #4\]
56
0[0-9a-f]+ <[^>]+> ed935b00         vldr    d5, \[r3\]
57
0[0-9a-f]+ <[^>]+> ed135b40         vldr    d5, \[r3, #-256\]
58
0[0-9a-f]+ <[^>]+> ed935b40         vldr    d5, \[r3, #256\]
59
0[0-9a-f]+ <[^>]+> ed835b00         vstr    d5, \[r3\]
60
0[0-9a-f]+ <[^>]+> ed035b40         vstr    d5, \[r3, #-256\]
61
0[0-9a-f]+ <[^>]+> ed835b40         vstr    d5, \[r3, #256\]
62
0[0-9a-f]+  000002bc    .*
63
0[0-9a-f]+ <[^>]+> ed1f7b11         vldr    d7, \[pc, #-68\]        ; 0[0-9a-f]+ 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.