URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [binutils-2.18.50/] [gas/] [testsuite/] [gas/] [arm/] [reg-alias.d] - Blame information for rev 38

Go to most recent revision | Details | Compare with Previous | View Log


#objdump: -dr --prefix-addresses --show-raw-insn
#name: Case Sensitive Register Aliases
 
.*: +file format .*arm.*
 
Disassembly of section .text:
0+0 <.*> ee060f10   mcr     15, 0, r0, cr6, cr0, \{0\}
0+4 <.*> e1a00000   nop                     \(mov r0,r0\)
0+8 <.*> e1a00000   nop                     \(mov r0,r0\)
0+c <.*> e1a00000   nop                     \(mov r0,r0\)

Line No.	Rev	Author	Line
1	38	julius	`#objdump: -dr --prefix-addresses --show-raw-insn`
2			`#name: Case Sensitive Register Aliases`
3
4			`.: +file format .arm.*`
5
6			`Disassembly of section .text:`
7			`0+0 <.*> ee060f10 mcr 15, 0, r0, cr6, cr0, \{0\}`
8			`0+4 <.*> e1a00000 nop \(mov r0,r0\)`
9			`0+8 <.*> e1a00000 nop \(mov r0,r0\)`
10			`0+c <.*> e1a00000 nop \(mov r0,r0\)`

Browse

Tools

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [binutils-2.18.50/] [gas/] [testsuite/] [gas/] [arm/] [reg-alias.d] - Blame information for rev 38