1 |
38 |
julius |
[^:]*: Assembler messages:
|
2 |
|
|
[^:]*:36: Error: lo register required -- `tst r8,r0'
|
3 |
|
|
[^:]*:36: Error: lo register required -- `tst r0,r8'
|
4 |
|
|
[^:]*:36: Error: unshifted register required -- `tst r0,#12'
|
5 |
|
|
[^:]*:36: Error: unshifted register required -- `tst r0,r1,lsl#2'
|
6 |
|
|
[^:]*:36: Error: unshifted register required -- `tst r0,r1,lsl r3'
|
7 |
|
|
[^:]*:37: Error: lo register required -- `cmn r8,r0'
|
8 |
|
|
[^:]*:37: Error: lo register required -- `cmn r0,r8'
|
9 |
|
|
[^:]*:37: Error: unshifted register required -- `cmn r0,#12'
|
10 |
|
|
[^:]*:37: Error: unshifted register required -- `cmn r0,r1,lsl#2'
|
11 |
|
|
[^:]*:37: Error: unshifted register required -- `cmn r0,r1,lsl r3'
|
12 |
|
|
[^:]*:38: Error: lo register required -- `mvn r8,r0'
|
13 |
|
|
[^:]*:38: Error: lo register required -- `mvn r0,r8'
|
14 |
|
|
[^:]*:38: Error: unshifted register required -- `mvn r0,#12'
|
15 |
|
|
[^:]*:38: Error: unshifted register required -- `mvn r0,r1,lsl#2'
|
16 |
|
|
[^:]*:38: Error: unshifted register required -- `mvn r0,r1,lsl r3'
|
17 |
|
|
[^:]*:39: Error: lo register required -- `neg r8,r0'
|
18 |
|
|
[^:]*:39: Error: lo register required -- `neg r0,r8'
|
19 |
|
|
[^:]*:40: Error: lo register required -- `rev r8,r0'
|
20 |
|
|
[^:]*:40: Error: lo register required -- `rev r0,r8'
|
21 |
|
|
[^:]*:41: Error: lo register required -- `rev16 r8,r0'
|
22 |
|
|
[^:]*:41: Error: lo register required -- `rev16 r0,r8'
|
23 |
|
|
[^:]*:42: Error: lo register required -- `revsh r8,r0'
|
24 |
|
|
[^:]*:42: Error: lo register required -- `revsh r0,r8'
|
25 |
|
|
[^:]*:43: Error: lo register required -- `sxtb r8,r0'
|
26 |
|
|
[^:]*:43: Error: lo register required -- `sxtb r0,r8'
|
27 |
|
|
[^:]*:43: Error: Thumb encoding does not support rotation -- `sxtb r0,r1,ror#8'
|
28 |
|
|
[^:]*:44: Error: lo register required -- `sxth r8,r0'
|
29 |
|
|
[^:]*:44: Error: lo register required -- `sxth r0,r8'
|
30 |
|
|
[^:]*:44: Error: Thumb encoding does not support rotation -- `sxth r0,r1,ror#8'
|
31 |
|
|
[^:]*:45: Error: lo register required -- `uxtb r8,r0'
|
32 |
|
|
[^:]*:45: Error: lo register required -- `uxtb r0,r8'
|
33 |
|
|
[^:]*:45: Error: Thumb encoding does not support rotation -- `uxtb r0,r1,ror#8'
|
34 |
|
|
[^:]*:46: Error: lo register required -- `uxth r8,r0'
|
35 |
|
|
[^:]*:46: Error: lo register required -- `uxth r0,r8'
|
36 |
|
|
[^:]*:46: Error: Thumb encoding does not support rotation -- `uxth r0,r1,ror#8'
|
37 |
|
|
[^:]*:48: Error: dest must overlap one source register -- `adc r1,r2,r3'
|
38 |
|
|
[^:]*:48: Error: lo register required -- `adc r8,r0'
|
39 |
|
|
[^:]*:48: Error: lo register required -- `adc r0,r8'
|
40 |
|
|
[^:]*:48: Error: unshifted register required -- `adc r0,#12'
|
41 |
|
|
[^:]*:48: Error: unshifted register required -- `adc r0,r1,lsl#2'
|
42 |
|
|
[^:]*:48: Error: unshifted register required -- `adc r0,r1,lsl r3'
|
43 |
|
|
[^:]*:49: Error: dest must overlap one source register -- `and r1,r2,r3'
|
44 |
|
|
[^:]*:49: Error: lo register required -- `and r8,r0'
|
45 |
|
|
[^:]*:49: Error: lo register required -- `and r0,r8'
|
46 |
|
|
[^:]*:49: Error: unshifted register required -- `and r0,#12'
|
47 |
|
|
[^:]*:49: Error: unshifted register required -- `and r0,r1,lsl#2'
|
48 |
|
|
[^:]*:49: Error: unshifted register required -- `and r0,r1,lsl r3'
|
49 |
|
|
[^:]*:50: Error: dest and source1 must be the same register -- `bic r1,r2,r3'
|
50 |
|
|
[^:]*:50: Error: lo register required -- `bic r8,r0'
|
51 |
|
|
[^:]*:50: Error: lo register required -- `bic r0,r8'
|
52 |
|
|
[^:]*:50: Error: unshifted register required -- `bic r0,#12'
|
53 |
|
|
[^:]*:50: Error: unshifted register required -- `bic r0,r1,lsl#2'
|
54 |
|
|
[^:]*:50: Error: unshifted register required -- `bic r0,r1,lsl r3'
|
55 |
|
|
[^:]*:51: Error: dest must overlap one source register -- `eor r1,r2,r3'
|
56 |
|
|
[^:]*:51: Error: lo register required -- `eor r8,r0'
|
57 |
|
|
[^:]*:51: Error: lo register required -- `eor r0,r8'
|
58 |
|
|
[^:]*:51: Error: unshifted register required -- `eor r0,#12'
|
59 |
|
|
[^:]*:51: Error: unshifted register required -- `eor r0,r1,lsl#2'
|
60 |
|
|
[^:]*:51: Error: unshifted register required -- `eor r0,r1,lsl r3'
|
61 |
|
|
[^:]*:52: Error: dest must overlap one source register -- `orr r1,r2,r3'
|
62 |
|
|
[^:]*:52: Error: lo register required -- `orr r8,r0'
|
63 |
|
|
[^:]*:52: Error: lo register required -- `orr r0,r8'
|
64 |
|
|
[^:]*:52: Error: unshifted register required -- `orr r0,#12'
|
65 |
|
|
[^:]*:52: Error: unshifted register required -- `orr r0,r1,lsl#2'
|
66 |
|
|
[^:]*:52: Error: unshifted register required -- `orr r0,r1,lsl r3'
|
67 |
|
|
[^:]*:53: Error: dest and source1 must be the same register -- `sbc r1,r2,r3'
|
68 |
|
|
[^:]*:53: Error: lo register required -- `sbc r8,r0'
|
69 |
|
|
[^:]*:53: Error: lo register required -- `sbc r0,r8'
|
70 |
|
|
[^:]*:53: Error: unshifted register required -- `sbc r0,#12'
|
71 |
|
|
[^:]*:53: Error: unshifted register required -- `sbc r0,r1,lsl#2'
|
72 |
|
|
[^:]*:53: Error: unshifted register required -- `sbc r0,r1,lsl r3'
|
73 |
|
|
[^:]*:54: Error: dest must overlap one source register -- `mul r1,r2,r3'
|
74 |
|
|
[^:]*:54: Error: lo register required -- `mul r8,r0'
|
75 |
|
|
[^:]*:54: Error: lo register required -- `mul r0,r8'
|
76 |
|
|
[^:]*:62: Error: lo register required -- `asr r8,r0,#12'
|
77 |
|
|
[^:]*:62: Error: lo register required -- `asr r0,r8,#12'
|
78 |
|
|
[^:]*:62: Error: lo register required -- `asr r8,r0'
|
79 |
|
|
[^:]*:62: Error: lo register required -- `asr r0,r8'
|
80 |
|
|
[^:]*:63: Error: lo register required -- `lsl r8,r0,#12'
|
81 |
|
|
[^:]*:63: Error: lo register required -- `lsl r0,r8,#12'
|
82 |
|
|
[^:]*:63: Error: lo register required -- `lsl r8,r0'
|
83 |
|
|
[^:]*:63: Error: lo register required -- `lsl r0,r8'
|
84 |
|
|
[^:]*:64: Error: lo register required -- `lsr r8,r0,#12'
|
85 |
|
|
[^:]*:64: Error: lo register required -- `lsr r0,r8,#12'
|
86 |
|
|
[^:]*:64: Error: lo register required -- `lsr r8,r0'
|
87 |
|
|
[^:]*:64: Error: lo register required -- `lsr r0,r8'
|
88 |
|
|
[^:]*:65: Error: lo register required -- `ror r8,r0,#12'
|
89 |
|
|
[^:]*:65: Error: lo register required -- `ror r0,r8,#12'
|
90 |
|
|
[^:]*:65: Error: lo register required -- `ror r8,r0'
|
91 |
|
|
[^:]*:65: Error: lo register required -- `ror r0,r8'
|
92 |
|
|
[^:]*:66: Error: ror #imm not supported -- `ror r0,r1,#12'
|
93 |
|
|
[^:]*:69: Error: unshifted register required -- `add r0,r1,lsl#2'
|
94 |
|
|
[^:]*:70: Error: unshifted register required -- `add r0,r1,lsl r3'
|
95 |
|
|
[^:]*:71: Error: lo register required -- `add r8,r0,#1'
|
96 |
|
|
[^:]*:72: Error: lo register required -- `add r0,r8,#1'
|
97 |
|
|
[^:]*:73: Error: lo register required -- `add r8,#10'
|
98 |
|
|
[^:]*:74: Error: dest must overlap one source register -- `add r8,r1,r2'
|
99 |
|
|
[^:]*:75: Error: dest must overlap one source register -- `add r1,r8,r2'
|
100 |
|
|
[^:]*:76: Error: dest must overlap one source register -- `add r1,r2,r8'
|
101 |
|
|
[^:]*:77: Error: lo register required -- `add r8,pc,#4'
|
102 |
|
|
[^:]*:78: Error: lo register required -- `add r8,sp,#4'
|
103 |
|
|
[^:]*:80: Error: lo register required -- `sub r8,r0'
|
104 |
|
|
[^:]*:80: Error: lo register required -- `sub r0,r8'
|
105 |
|
|
[^:]*:80: Error: unshifted register required -- `sub r0,r1,lsl#2'
|
106 |
|
|
[^:]*:80: Error: unshifted register required -- `sub r0,r1,lsl r3'
|
107 |
|
|
[^:]*:81: Error: lo register required -- `sub r8,r0,#1'
|
108 |
|
|
[^:]*:82: Error: lo register required -- `sub r0,r8,#1'
|
109 |
|
|
[^:]*:83: Error: lo register required -- `sub r8,#10'
|
110 |
|
|
[^:]*:84: Error: lo register required -- `sub r8,r1,r2'
|
111 |
|
|
[^:]*:85: Error: lo register required -- `sub r1,r8,r2'
|
112 |
|
|
[^:]*:86: Error: lo register required -- `sub r1,r2,r8'
|
113 |
|
|
[^:]*:90: Error: only lo regs allowed with immediate -- `cmp r8,#255'
|
114 |
|
|
[^:]*:94: Error: only lo regs allowed with immediate -- `mov r8,#255'
|
115 |
|
|
[^:]*:106: Error: lo register required -- `ldr r8,\[r0\]'
|
116 |
|
|
[^:]*:106: Error: lo register required -- `ldr r0,\[r8\]'
|
117 |
|
|
[^:]*:106: Error: lo register required -- `ldr r0,\[r0,r8\]'
|
118 |
|
|
[^:]*:106: Error: Thumb does not support this addressing mode -- `ldr r0,\[r1,#4\]!'
|
119 |
|
|
[^:]*:106: Error: Thumb does not support this addressing mode -- `ldr r0,\[r1\],#4'
|
120 |
|
|
[^:]*:106: Error: Thumb does not support this addressing mode -- `ldr r0,\[r1,-r2\]'
|
121 |
|
|
[^:]*:106: Error: Thumb does not support this addressing mode -- `ldr r0,\[r1\],r2'
|
122 |
|
|
[^:]*:107: Error: lo register required -- `ldrb r8,\[r0\]'
|
123 |
|
|
[^:]*:107: Error: lo register required -- `ldrb r0,\[r8\]'
|
124 |
|
|
[^:]*:107: Error: lo register required -- `ldrb r0,\[r0,r8\]'
|
125 |
|
|
[^:]*:107: Error: Thumb does not support this addressing mode -- `ldrb r0,\[r1,#4\]!'
|
126 |
|
|
[^:]*:107: Error: Thumb does not support this addressing mode -- `ldrb r0,\[r1\],#4'
|
127 |
|
|
[^:]*:107: Error: Thumb does not support this addressing mode -- `ldrb r0,\[r1,-r2\]'
|
128 |
|
|
[^:]*:107: Error: Thumb does not support this addressing mode -- `ldrb r0,\[r1\],r2'
|
129 |
|
|
[^:]*:108: Error: lo register required -- `ldrh r8,\[r0\]'
|
130 |
|
|
[^:]*:108: Error: lo register required -- `ldrh r0,\[r8\]'
|
131 |
|
|
[^:]*:108: Error: lo register required -- `ldrh r0,\[r0,r8\]'
|
132 |
|
|
[^:]*:108: Error: Thumb does not support this addressing mode -- `ldrh r0,\[r1,#4\]!'
|
133 |
|
|
[^:]*:108: Error: Thumb does not support this addressing mode -- `ldrh r0,\[r1\],#4'
|
134 |
|
|
[^:]*:108: Error: Thumb does not support this addressing mode -- `ldrh r0,\[r1,-r2\]'
|
135 |
|
|
[^:]*:108: Error: Thumb does not support this addressing mode -- `ldrh r0,\[r1\],r2'
|
136 |
|
|
[^:]*:109: Error: lo register required -- `ldrsb r8,\[r0\]'
|
137 |
|
|
[^:]*:109: Error: lo register required -- `ldrsb r0,\[r8\]'
|
138 |
|
|
[^:]*:109: Error: lo register required -- `ldrsb r0,\[r0,r8\]'
|
139 |
|
|
[^:]*:109: Error: Thumb does not support this addressing mode -- `ldrsb r0,\[r1,#4\]!'
|
140 |
|
|
[^:]*:109: Error: Thumb does not support this addressing mode -- `ldrsb r0,\[r1\],#4'
|
141 |
|
|
[^:]*:109: Error: Thumb does not support this addressing mode -- `ldrsb r0,\[r1,-r2\]'
|
142 |
|
|
[^:]*:109: Error: Thumb does not support this addressing mode -- `ldrsb r0,\[r1\],r2'
|
143 |
|
|
[^:]*:110: Error: lo register required -- `ldrsh r8,\[r0\]'
|
144 |
|
|
[^:]*:110: Error: lo register required -- `ldrsh r0,\[r8\]'
|
145 |
|
|
[^:]*:110: Error: lo register required -- `ldrsh r0,\[r0,r8\]'
|
146 |
|
|
[^:]*:110: Error: Thumb does not support this addressing mode -- `ldrsh r0,\[r1,#4\]!'
|
147 |
|
|
[^:]*:110: Error: Thumb does not support this addressing mode -- `ldrsh r0,\[r1\],#4'
|
148 |
|
|
[^:]*:110: Error: Thumb does not support this addressing mode -- `ldrsh r0,\[r1,-r2\]'
|
149 |
|
|
[^:]*:110: Error: Thumb does not support this addressing mode -- `ldrsh r0,\[r1\],r2'
|
150 |
|
|
[^:]*:111: Error: lo register required -- `str r8,\[r0\]'
|
151 |
|
|
[^:]*:111: Error: lo register required -- `str r0,\[r8\]'
|
152 |
|
|
[^:]*:111: Error: lo register required -- `str r0,\[r0,r8\]'
|
153 |
|
|
[^:]*:111: Error: Thumb does not support this addressing mode -- `str r0,\[r1,#4\]!'
|
154 |
|
|
[^:]*:111: Error: Thumb does not support this addressing mode -- `str r0,\[r1\],#4'
|
155 |
|
|
[^:]*:111: Error: Thumb does not support this addressing mode -- `str r0,\[r1,-r2\]'
|
156 |
|
|
[^:]*:111: Error: Thumb does not support this addressing mode -- `str r0,\[r1\],r2'
|
157 |
|
|
[^:]*:112: Error: lo register required -- `strb r8,\[r0\]'
|
158 |
|
|
[^:]*:112: Error: lo register required -- `strb r0,\[r8\]'
|
159 |
|
|
[^:]*:112: Error: lo register required -- `strb r0,\[r0,r8\]'
|
160 |
|
|
[^:]*:112: Error: Thumb does not support this addressing mode -- `strb r0,\[r1,#4\]!'
|
161 |
|
|
[^:]*:112: Error: Thumb does not support this addressing mode -- `strb r0,\[r1\],#4'
|
162 |
|
|
[^:]*:112: Error: Thumb does not support this addressing mode -- `strb r0,\[r1,-r2\]'
|
163 |
|
|
[^:]*:112: Error: Thumb does not support this addressing mode -- `strb r0,\[r1\],r2'
|
164 |
|
|
[^:]*:113: Error: lo register required -- `strh r8,\[r0\]'
|
165 |
|
|
[^:]*:113: Error: lo register required -- `strh r0,\[r8\]'
|
166 |
|
|
[^:]*:113: Error: lo register required -- `strh r0,\[r0,r8\]'
|
167 |
|
|
[^:]*:113: Error: Thumb does not support this addressing mode -- `strh r0,\[r1,#4\]!'
|
168 |
|
|
[^:]*:113: Error: Thumb does not support this addressing mode -- `strh r0,\[r1\],#4'
|
169 |
|
|
[^:]*:113: Error: Thumb does not support this addressing mode -- `strh r0,\[r1,-r2\]'
|
170 |
|
|
[^:]*:113: Error: Thumb does not support this addressing mode -- `strh r0,\[r1\],r2'
|
171 |
|
|
[^:]*:115: Error: Thumb does not support this addressing mode -- `ldr r0,\[r1,r2,lsl#1\]'
|
172 |
|
|
[^:]*:116: Error: Thumb does not support this addressing mode -- `str r0,\[r1,r2,lsl#1\]'
|
173 |
|
|
[^:]*:119: Error: lo register required -- `ldmia r8!,{r1,r2}'
|
174 |
|
|
[^:]*:120: Error: lo register required -- `ldmia r7!,{r8}'
|
175 |
|
|
[^:]*:121: Warning: this instruction will write back the base register
|
176 |
|
|
[^:]*:122: Warning: this instruction will not write back the base register
|
177 |
|
|
[^:]*:124: Error: lo register required -- `stmia r8!,{r1,r2}'
|
178 |
|
|
[^:]*:125: Error: lo register required -- `stmia r7!,{r8}'
|
179 |
|
|
[^:]*:126: Warning: this instruction will write back the base register
|
180 |
|
|
[^:]*:127: Warning: value stored for r7 is UNPREDICTABLE
|
181 |
|
|
[^:]*:129: Error: invalid register list to push/pop instruction -- `push {r8,r9}'
|
182 |
|
|
[^:]*:130: Error: invalid register list to push/pop instruction -- `pop {r8,r9}'
|
183 |
|
|
[^:]*:133: Error: immediate value out of range -- `bkpt #257'
|
184 |
|
|
[^:]*:134: Error: Thumb does not support the 2-argument form of this instruction -- `cpsie ai,#5'
|
185 |
|
|
[^:]*:135: Error: Thumb does not support the 2-argument form of this instruction -- `cpsid ai,#5'
|
186 |
|
|
[^:]*:138: Error: Thumb does not support conditional execution
|
187 |
|
|
[^:]*:141: Error: cannot honor width suffix -- `add r0,r1'
|