OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [binutils-2.18.50/] [gas/] [testsuite/] [gas/] [arm/] [thumb2_it_bad.l] - Blame information for rev 832

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 38 julius
[^:]*: Assembler messages:
2
[^:]*:8: Error: branch must be last instruction in IT block -- `beq foo'
3
[^:]*:9: Error: branch must be last instruction in IT block -- `bleq foo'
4
[^:]*:10: Error: branch must be last instruction in IT block -- `blxeq r0'
5
[^:]*:11: Error: instruction not allowed in IT block -- `cbzeq r0,foo'
6
[^:]*:13: Error: branch must be last instruction in IT block -- `bxeq r0'
7
[^:]*:14: Error: branch must be last instruction in IT block -- `tbbeq \[r0,r1\]'
8
[^:]*:15: Error: instruction not allowed in IT block -- `cpsieeq f'
9
[^:]*:17: Error: instruction not allowed in IT block -- `cpseq #0x10'
10
[^:]*:19: Error: instruction is always unconditional -- `bkpteq 0'
11
[^:]*:20: Error: instruction not allowed in IT block -- `setendeq le'
12
[^:]*:22: Error: instruction not allowed in IT block -- `iteq eq'

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.