OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [binutils-2.18.50/] [gas/] [testsuite/] [gas/] [bfin/] [control_code.d] - Blame information for rev 816

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 38 julius 
#objdump: -dr
2 
#name: control_code
3 
.*: +file format .*
4 
Disassembly of section .text:
5 
 
6 
00000000 :
7 
   0:   06 08           CC = R6 == R0;
8 
   2:   17 08           CC = R7 == R2;
9 
   4:   33 0c           CC = R3 == -0x2;
10 
   6:   88 08           CC = R0 < R1;
11 
   8:   a4 0c           CC = R4 < -0x4;
12 
   a:   2c 09           CC = R4 <= R5;
13 
   c:   1d 0d           CC = R5 <= 0x3;
14 
   e:   be 09           CC = R6 < R7 \(IU\);
15 
  10:   a7 0d           CC = R7 < 0x4 \(IU\);
16 
  12:   1d 0a           CC = R5 <= R3 \(IU\);
17 
  14:   2a 0e           CC = R2 <= 0x5 \(IU\);
18 
 
19 
00000016 :
20 
  16:   46 08           CC = SP == P0;
21 
  18:   47 0c           CC = FP == 0x0;
22 
  1a:   f7 08           CC = FP < SP;
23 
  1c:   a1 0c           CC = R1 < -0x4;
24 
  1e:   11 09           CC = R1 <= R2;
25 
  20:   1b 0d           CC = R3 <= 0x3;
26 
  22:   b5 09           CC = R5 < R6 \(IU\);
27 
  24:   bf 0d           CC = R7 < 0x7 \(IU\);
28 
  26:   08 0a           CC = R0 <= R1 \(IU\);
29 
  28:   02 0e           CC = R2 <= 0x0 \(IU\);
30 
 
31 
0000002a :
32 
  2a:   80 0a           CC = A0 == A1;
33 
  2c:   00 0b           CC = A0 < A1;
34 
  2e:   80 0b           CC = A0 <= A1;
35 
 
36 
00000030 :
37 
  30:   00 02           R0 = CC;
38 
  32:   ac 03           AC0 \|= CC;
39 
  34:   80 03           AZ = CC;
40 
  36:   81 03           AN = CC;
41 
  38:   cd 03           AC1 &= CC;
42 
  3a:   f8 03           V \^= CC;
43 
  3c:   98 03           V = CC;
44 
  3e:   b9 03           VS \|= CC;
45 
  40:   90 03           AV0 = CC;
46 
  42:   d2 03           AV1 &= CC;
47 
  44:   93 03           AV1S = CC;
48 
  46:   a6 03           AQ \|= CC;
49 
  48:   0c 02           CC = R4;
50 
  4a:   00 03           CC = AZ;
51 
  4c:   21 03           CC \|= AN;
52 
  4e:   4c 03           CC &= AC0;
53 
  50:   6d 03           CC \^= AC1;
54 
  52:   18 03           CC = V;
55 
  54:   39 03           CC \|= VS;
56 
  56:   50 03           CC &= AV0;
57 
  58:   72 03           CC \^= AV1;
58 
  5a:   13 03           CC = AV1S;
59 
  5c:   26 03           CC \|= AQ;
60 
 
61 
0000005e :
62 
  5e:   18 02           CC = !CC;

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.