OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [binutils-2.18.50/] [gas/] [testsuite/] [gas/] [bfin/] [move.d] - Blame information for rev 832

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 38 julius
#objdump: -dr
2
#name: move
3
.*: +file format .*
4
 
5
Disassembly of section .text:
6
 
7
00000000 :
8
   0:   38 31           R7 = A0.X;
9
   2:   fb 32           FP = B3;
10
   4:   35 36           L2 = R5;
11
   6:   b2 34           M2 = I2;
12
   8:   d8 39           A1.W = USP;
13
   a:   06 31           R0 = ASTAT;
14
   c:   c9 31           R1 = SEQSTAT;
15
   e:   d2 31           R2 = SYSCFG;
16
  10:   db 31           R3 = RETI;
17
  12:   e4 31           R4 = RETX;
18
  14:   ed 31           R5 = RETN;
19
  16:   f6 31           R6 = RETE;
20
  18:   3f 31           R7 = RETS;
21
  1a:   a8 31           R5 = LC0;
22
  1c:   a3 31           R4 = LC1;
23
  1e:   99 31           R3 = LT0;
24
  20:   94 31           R2 = LT1;
25
  22:   8a 31           R1 = LB0;
26
  24:   85 31           R0 = LB1;
27
  26:   96 31           R2 = CYCLES;
28
  28:   9f 31           R3 = CYCLES2;
29
  2a:   cf 31           R1 = EMUDAT;
30
  2c:   31 3d           CYCLES = A0.W;
31
  2e:   7f 38           RETS = FP;
32
  30:   e0 3d           LT1 = USP;
33
  32:   72 38           ASTAT = P2;
34
  34:   08 c4 [0|3][0|f] c0     A0 = A1;
35
  38:   08 c4 [0|3][0|f] e0     A1 = A0;
36
  3c:   09 c4 00 20     A0 = R0;
37
  40:   09 c4 08 a0     A1 = R1;
38
  44:   8b c0 00 39     R4 = A0 \(FU\);
39
  48:   2f c1 00 19     R5 = A1 \(ISS2\);
40
  4c:   0b c0 80 39     R6 = A0;
41
  50:   0f c0 80 19     R7 = A1;
42
  54:   0f c0 80 39     R7 = A1, R6 = A0;
43
  58:   8f c0 00 38     R1 = A1, R0 = A0 \(FU\);
44
 
45
0000005c :
46
  5c:   6a 07           IF CC R5 = P2;
47
  5e:   b0 06           IF !CC SP = R0;
48
 
49
00000060 :
50
  60:   fa 42           R2 = R7.L \(Z\);
51
  62:   c8 42           R0 = R1.L \(Z\);
52
 
53
00000064 :
54
  64:   8d 42           R5 = R1.L \(X\);
55
  66:   93 42           R3 = R2.L \(X\);
56
 
57
00000068 :
58
  68:   09 c4 28 40     A0.X = R5.L;
59
  6c:   09 c4 10 c0     A1.X = R2.L;
60
  70:   0a c4 [0|3][0|6] 00     R0.L = A0.X;
61
  74:   0a c4 [0|3][0|6] 4e     R7.L = A1.X;
62
  78:   09 c4 18 00     A0.L = R3.L;
63
  7c:   09 c4 20 80     A1.L = R4.L;
64
  80:   29 c4 30 00     A0.H = R6.H;
65
  84:   29 c4 28 80     A1.H = R5.H;
66
  88:   83 c1 00 38     R0.L = A0 \(IU\);
67
  8c:   27 c0 40 18     R1.H = A1 \(S2RND\);
68
  90:   07 c0 40 18     R1.H = A1;
69
  94:   67 c1 80 38     R2.H = A1, R2.L = A0 \(IH\);
70
  98:   07 c0 80 38     R2.H = A1, R2.L = A0;
71
  9c:   47 c0 00 38     R0.H = A1, R0.L = A0 \(T\);
72
  a0:   87 c0 00 38     R0.H = A1, R0.L = A0 \(FU\);
73
  a4:   07 c1 00 38     R0.H = A1, R0.L = A0 \(IS\);
74
  a8:   07 c0 00 38     R0.H = A1, R0.L = A0;
75
 
76
000000ac :
77
  ac:   57 43           R7 = R2.B \(Z\);
78
  ae:   48 43           R0 = R1.B \(Z\);
79
 
80
000000b0 :
81
  b0:   4e 43           R6 = R1.B \(Z\);
82
  b2:   65 43           R5 = R4.B \(Z\);

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.