OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [binutils-2.18.50/] [gas/] [testsuite/] [gas/] [cr16/] [lpsp_test.d] - Blame information for rev 856

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 38 julius
#as:
2
#objdump:  -dr
3
#name:  lpsp_test
4
 
5
.*: +file format .*
6
 
7
Disassembly of section .text:
8
 
9
00000000 
:
10
   0:   14 00 91 00     lpr     r1,psr
11
   4:   14 00 82 00     lpr     r2,cfg
12
   8:   14 00 a2 00     lpr     r2,intbasel
13
   c:   14 00 b3 00     lpr     r3,intbaseh
14
  10:   14 00 c4 00     lpr     r4,ispl
15
  14:   14 00 d5 00     lpr     r5,isph
16
  18:   14 00 e6 00     lpr     r6,uspl
17
  1c:   14 00 f7 00     lpr     r7,usph
18
  20:   14 00 18 00     lpr     r8,dsr
19
  24:   14 00 29 00     lpr     r9,dcrl
20
  28:   14 00 3a 00     lpr     r10,dcrh
21
  2c:   14 00 4b 00     lpr     r11,car0l
22
  30:   14 00 50 00     lpr     r0,car0h
23
  34:   14 00 61 00     lpr     r1,car1l
24
  38:   14 00 73 00     lpr     r3,car1h
25
  3c:   14 00 90 10     lprd    \(r1,r0\),psr
26
  40:   14 00 81 10     lprd    \(r2,r1\),cfg
27
  44:   14 00 a2 10     lprd    \(r3,r2\),intbase
28
  48:   14 00 c3 10     lprd    \(r4,r3\),isp
29
  4c:   14 00 e4 10     lprd    \(r5,r4\),usp
30
  50:   14 00 15 10     lprd    \(r6,r5\),dsr
31
  54:   14 00 26 10     lprd    \(r7,r6\),dcr
32
  58:   14 00 47 10     lprd    \(r8,r7\),car0
33
  5c:   14 00 68 10     lprd    \(r9,r8\),car1
34
  60:   14 00 90 20     spr     psr,r0
35
  64:   14 00 81 20     spr     cfg,r1
36
  68:   14 00 a2 20     spr     intbasel,r2
37
  6c:   14 00 b3 20     spr     intbaseh,r3
38
  70:   14 00 c4 20     spr     ispl,r4
39
  74:   14 00 d5 20     spr     isph,r5
40
  78:   14 00 e6 20     spr     uspl,r6
41
  7c:   14 00 f7 20     spr     usph,r7
42
  80:   14 00 18 20     spr     dsr,r8
43
  84:   14 00 29 20     spr     dcrl,r9
44
  88:   14 00 3a 20     spr     dcrh,r10
45
  8c:   14 00 4b 20     spr     car0l,r11
46
  90:   14 00 50 20     spr     car0h,r0
47
  94:   14 00 61 20     spr     car1l,r1
48
  98:   14 00 72 20     spr     car1h,r2
49
  9c:   14 00 90 30     sprd    psr,\(r1,r0\)
50
  a0:   14 00 81 30     sprd    cfg,\(r2,r1\)
51
  a4:   14 00 a2 30     sprd    intbase,\(r3,r2\)
52
  a8:   14 00 c3 30     sprd    isp,\(r4,r3\)
53
  ac:   14 00 e4 30     sprd    usp,\(r5,r4\)
54
  b0:   14 00 15 30     sprd    dsr,\(r6,r5\)
55
  b4:   14 00 26 30     sprd    dcr,\(r7,r6\)
56
  b8:   14 00 47 30     sprd    car0,\(r8,r7\)
57
  bc:   14 00 68 30     sprd    car1,\(r9,r8\)

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.