OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [binutils-2.18.50/] [gas/] [testsuite/] [gas/] [cr16/] [tbit_test.s] - Blame information for rev 856

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 38 julius
        .text
2
        .global main
3
main:
4
        ##################
5
        # tbit uimm4, reg
6
        #################
7
        tbit    $0,r0
8
        tbit    $1,r1
9
        tbit    $2,r2
10
        tbit    $3,r3
11
        tbit    $4,r4
12
        tbit    $5,r5
13
        tbit    $6,r6
14
        tbit    $7,r7
15
        tbit    $8,r8
16
        tbit    $9,r9
17
        tbit    $10,r10
18
        tbit    $11,r11
19
        tbit    $12,r12
20
        tbit    $13,r13
21
#       tbit    $14,r14 // Add error check for these INST
22
#       tbit    $15,r15 // Add error check for these INST
23
        ##################
24
        # tbit reg, reg
25
        #################
26
        tbit    r0,r0
27
        tbit    r1,r1
28
        tbit    r2,r2
29
        tbit    r3,r3
30
        tbit    r4,r4
31
        tbit    r5,r5
32
        tbit    r6,r6
33
        tbit    r7,r7
34
        tbit    r8,r8
35
        tbit    r9,r9
36
        tbit    r10,r10
37
        tbit    r11,r11
38
        tbit    r12,r12
39
        tbit    r13,r13
40
#       tbit    r14,r14 // Add error check for these INST
41
#       tbit    r15,r15 // Add error check for these INST

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.