OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [binutils-2.18.50/] [gas/] [testsuite/] [gas/] [cris/] [rd-dw2-1.d] - Blame information for rev 156

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 38 julius
#readelf: -wl
2
#source: addi.s
3
#as: --em=criself --gdwarf2
4
# A most simple instruction sequence.
5
#...
6
 Line Number Statements:
7
  Extended opcode 2: set Address to 0x0
8
  Special opcode .*: advance Address by 0 to 0x0 and Line by 4 to 5
9
  Special opcode .*: advance Address by 2 to 0x2 and Line by 1 to 6
10
  Special opcode .*: advance Address by 2 to 0x4 and Line by 1 to 7
11
  Special opcode .*: advance Address by 2 to 0x6 and Line by 1 to 8
12
  Special opcode .*: advance Address by 2 to 0x8 and Line by 1 to 9
13
  Special opcode .*: advance Address by 2 to 0xa and Line by 1 to 10
14
  Special opcode .*: advance Address by 2 to 0xc and Line by 1 to 11
15
  Special opcode .*: advance Address by 2 to 0xe and Line by 1 to 12
16
  Special opcode .*: advance Address by 2 to 0x10 and Line by 1 to 13
17
  Special opcode .*: advance Address by 2 to 0x12 and Line by 1 to 14
18
  Special opcode .*: advance Address by 2 to 0x14 and Line by 1 to 15
19
  Special opcode .*: advance Address by 2 to 0x16 and Line by 1 to 16
20
  Advance PC by 2 to 0x18
21
  Extended opcode 1: End of Sequence

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.