OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [binutils-2.18.50/] [gas/] [testsuite/] [gas/] [d10v/] [address-001.d] - Blame information for rev 816

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 38 julius
#objdump: -D
2
#name: D10V supported indirect addressing
3
#as:
4
 
5
.*: +file format elf32-d10v
6
 
7
Disassembly of section .text:
8
 
9
00000000 
:
10
   0:   78 02 72 04     ldb     r0, @r2 ->      ldub    r0, @r2
11
   4:   70 02 62 04     ld      r0, @r2 ->      ld2w    r0, @r2
12
   8:   7c 02 68 04     stb     r0, @r2 ->      st      r0, @r2
13
   c:   75 02 60 05     st2w    r0, @r2 ->      ld      r0, @r2\+
14
  10:   71 02 e8 05     ld2w    r0, @r2\+       ->      st      r0, @r2\+
15
  14:   75 02 e4 05     st2w    r0, @r2\+       ->      ld      r0, @r2-
16
  18:   73 02 ec 05     ld2w    r0, @r2-        ->      st      r0, @r2-
17
  1c:   77 02 f0 1e     st2w    r0, @r2-        ->      ldb     r0, @sp
18
  20:   79 0f 60 1e     ldub    r0, @sp ->      ld      r0, @sp
19
  24:   71 0f 78 1e     ld2w    r0, @sp ->      stb     r0, @sp
20
  28:   74 0f 6a 1e     st      r0, @sp ->      st2w    r0, @sp
21
  2c:   70 0f e2 1f     ld      r0, @sp\+       ->      ld2w    r0, @sp\+
22
  30:   74 0f ea 1f     st      r0, @sp\+       ->      st2w    r0, @sp\+
23
  34:   72 0f e6 1f     ld      r0, @sp-        ->      ld2w    r0, @sp-
24
  38:   76 0f ee 1f     st      r0, @-sp        ->      st2w    r0, @-sp
25
  3c:   f8 02 80 00     ldb     r0, @\(-0x8000, r2\)
26
  40:   f9 02 80 00     ldub    r0, @\(-0x8000, r2\)
27
  44:   f0 02 80 00     ld      r0, @\(-0x8000, r2\)
28
  48:   f1 02 80 00     ld2w    r0, @\(-0x8000, r2\)
29
  4c:   fc 02 80 00     stb     r0, @\(-0x8000, r2\)
30
  50:   f4 02 80 00     st      r0, @\(-0x8000, r2\)
31
  54:   f5 02 80 00     st2w    r0, @\(-0x8000, r2\)
32
  58:   26 0d 5e 00     jmp     r13     ||      nop

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.