OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [binutils-2.18.50/] [gas/] [testsuite/] [gas/] [d10v/] [inst.s] - Blame information for rev 832

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 38 julius
# test all instructions. FIXME: many instructions missing.
2
 
3
start:
4
        sachi   r1, a0
5
        sac     r0, a0
6
        #
7
        # disassembler test. sachi&sac should not
8
        # be confused with rachi&rac
9
        #
10
        rachi   r1, a0, -0x2
11
        rac     r0, a0, -0x2
12
        slae    a0, r3
13
        ld      r1, @0x0800
14
        ld2w    r0, @0x0800
15
        st2w    r0, @0x0800
16
        st      r1, @0x0800
17
 
18
# VLIW syntax test
19
        nop
20
        nop
21
        nop     ->      nop
22
        nop     ||      nop
23
        nop     <-      nop
24
 
25
# try changing sections
26
        not     r1
27
        .section .foo
28
        add3    r10,r12,6
29
        .text
30
        not     r2
31
        nop

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.